| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/display/ |
| D | xylon,logicvc-display.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/display/xylon,logicvc-display.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Paul Kocialkowski <paul.kocialkowski@bootlin.com>
16 with Xilinx Zynq-7000 SoCs and Xilinx FPGAs.
20 synthesis time. As a result, many of the device-tree bindings are meant to
24 Layers are declared in the "layers" sub-node and have dedicated configuration.
25 In version 3 of the controller, each layer has fixed memory offset and address
26 starting from the video memory base address for its framebuffer. In version 4,
[all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/atmel-hlcdc/ |
| D | atmel_hlcdc_plane.c | 1 // SPDX-License-Identifier: GPL-2.0-only
6 * Author: Boris BREZILLON <boris.brezillon@free-electrons.com>
10 #include <linux/mfd/atmel-hlcdc.h>
24 * @base: DRM plane state
45 struct drm_plane_state base; member
76 return container_of(s, struct atmel_hlcdc_plane_state, base); in drm_plane_state_to_atmel_hlcdc_plane_state()
187 return -ENOTSUPP; in atmel_hlcdc_format_to_plane_mode()
262 factor = (256 * ((8 * (srcsize - 1)) - phidef)) / (dstsize - 1); in atmel_hlcdc_plane_phiscaler_get_factor()
263 max_memsize = ((factor * (dstsize - 1)) + (256 * phidef)) / 2048; in atmel_hlcdc_plane_phiscaler_get_factor()
265 if (max_memsize > srcsize - 1) in atmel_hlcdc_plane_phiscaler_get_factor()
[all …]
|
| D | atmel_hlcdc_dc.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
7 * Author: Jean-Jacques Hiblot <jjhiblot@traphandler.com>
8 * Author: Boris BREZILLON <boris.brezillon@free-electrons.com>
94 #define ATMEL_HLCDC_LAYER_SIZE(w, h) (((w) - 1) | (((h) - 1) << 16))
115 #define ATMEL_HLCDC_LAYER_DISC_SIZE(w, h) (((w) - 1) | (((h) - 1) << 16))
132 * Atmel HLCDC Layer registers layout structure
134 * Each HLCDC layer has its own register organization and a given register
137 * This structure stores common registers layout for a given layer and is
138 * used by HLCDC layer code to choose the appropriate register to write to
153 * @general_config: general layer config register
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/atmel-hlcdc/ |
| D | atmel_hlcdc_plane.c | 1 // SPDX-License-Identifier: GPL-2.0-only
6 * Author: Boris BREZILLON <boris.brezillon@free-electrons.com>
10 #include <linux/mfd/atmel-hlcdc.h>
23 * struct atmel_hlcdc_plane_state - Atmel HLCDC Plane state structure.
25 * @base: DRM plane state
47 struct drm_plane_state base; member
78 return container_of(s, struct atmel_hlcdc_plane_state, base); in drm_plane_state_to_atmel_hlcdc_plane_state()
189 return -ENOTSUPP; in atmel_hlcdc_format_to_plane_mode()
264 factor = (256 * ((8 * (srcsize - 1)) - phidef)) / (dstsize - 1); in atmel_hlcdc_plane_phiscaler_get_factor()
265 max_memsize = ((factor * (dstsize - 1)) + (256 * phidef)) / 2048; in atmel_hlcdc_plane_phiscaler_get_factor()
[all …]
|
| D | atmel_hlcdc_dc.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
7 * Author: Jean-Jacques Hiblot <jjhiblot@traphandler.com>
8 * Author: Boris BREZILLON <boris.brezillon@free-electrons.com>
94 #define ATMEL_HLCDC_LAYER_SIZE(w, h) (((w) - 1) | (((h) - 1) << 16))
115 #define ATMEL_HLCDC_LAYER_DISC_SIZE(w, h) (((w) - 1) | (((h) - 1) << 16))
132 * Atmel HLCDC Layer registers layout structure
134 * Each HLCDC layer has its own register organization and a given register
137 * This structure stores common registers layout for a given layer and is
138 * used by HLCDC layer code to choose the appropriate register to write to
153 * @general_config: general layer config register
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/msm/disp/dpu1/ |
| D | dpu_hw_catalog.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (c) 2022-2023, Qualcomm Innovation Center, Inc. All rights reserved.
4 * Copyright (c) 2015-2018, 2020 The Linux Foundation. All rights reserved.
52 * SSPP sub-blocks/features
59 * @DPU_SSPP_CSC_10BIT, Support of 10-bit Color space conversion
60 * @DPU_SSPP_CURSOR, SSPP can be used as a cursor layer
62 * @DPU_SSPP_QOS_8LVL, SSPP support 8-level QoS control
94 * MIXER sub-blocks/features
95 * @DPU_MIXER_LAYER Layer mixer layer blend configuration,
96 * @DPU_MIXER_SOURCESPLIT Layer mixer supports source-split configuration
[all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/msm/disp/dpu1/ |
| D | dpu_hw_catalog.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
2 /* Copyright (c) 2015-2018, The Linux Foundation. All rights reserved.
94 * SSPP sub-blocks/features
101 * @DPU_SSPP_CSC_10BIT, Support of 10-bit Color space conversion
102 * @DPU_SSPP_CURSOR, SSPP can be used as a cursor layer
104 * @DPU_SSPP_QOS_8LVL, SSPP support 8-level QoS control
134 * MIXER sub-blocks/features
135 * @DPU_MIXER_LAYER Layer mixer layer blend configuration,
136 * @DPU_MIXER_SOURCESPLIT Layer mixer supports source-split configuration
138 * @DPU_DIM_LAYER Layer mixer supports dim layer
[all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/sun4i/ |
| D | sun8i_ui_scaler.c | 5 * Copyright (C) 2014-2015 Allwinner
94 int vi_num = mixer->cfg->vi_num; in sun8i_ui_scaler_base()
96 if (mixer->cfg->is_de3) in sun8i_ui_scaler_base()
99 DE3_UI_SCALER_UNIT_SIZE * (channel - vi_num); in sun8i_ui_scaler_base()
103 DE2_UI_SCALER_UNIT_SIZE * (channel - vi_num); in sun8i_ui_scaler_base()
110 scale = step >> (SUN8I_UI_SCALER_SCALE_FRAC - 3); in sun8i_ui_scaler_coef_index()
130 void sun8i_ui_scaler_enable(struct sun8i_mixer *mixer, int layer, bool enable) in sun8i_ui_scaler_enable() argument
132 u32 val, base; in sun8i_ui_scaler_enable() local
134 if (WARN_ON(layer < mixer->cfg->vi_num)) in sun8i_ui_scaler_enable()
137 base = sun8i_ui_scaler_base(mixer, layer); in sun8i_ui_scaler_enable()
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/sun4i/ |
| D | sun8i_ui_scaler.c | 5 * Copyright (C) 2014-2015 Allwinner
94 int vi_num = mixer->cfg->vi_num; in sun8i_ui_scaler_base()
96 if (mixer->cfg->is_de3) in sun8i_ui_scaler_base()
99 DE3_UI_SCALER_UNIT_SIZE * (channel - vi_num); in sun8i_ui_scaler_base()
103 DE2_UI_SCALER_UNIT_SIZE * (channel - vi_num); in sun8i_ui_scaler_base()
110 scale = step >> (SUN8I_UI_SCALER_SCALE_FRAC - 3); in sun8i_ui_scaler_coef_index()
130 void sun8i_ui_scaler_enable(struct sun8i_mixer *mixer, int layer, bool enable) in sun8i_ui_scaler_enable() argument
132 u32 val, base; in sun8i_ui_scaler_enable() local
134 if (WARN_ON(layer < mixer->cfg->vi_num)) in sun8i_ui_scaler_enable()
137 base = sun8i_ui_scaler_base(mixer, layer); in sun8i_ui_scaler_enable()
[all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/arm/ |
| D | malidp_hw.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * (C) COPYRIGHT 2013-2016 ARM Limited. All rights reserved.
25 /* Mali DP layer IDs */
43 u8 layer; /* bitmask of layers supporting it */ member
52 * base register offsets
62 u16 id; /* layer ID */
63 u16 base; /* address offset for the register bank */ member
64 u16 ptr; /* address offset for the pointer register */
65 u16 stride_offset; /* offset to the first stride register. */
66 s16 yuv2rgb_offset; /* offset to the YUV->RGB matrix entries */
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/arm/ |
| D | malidp_hw.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * (C) COPYRIGHT 2013-2016 ARM Limited. All rights reserved.
25 /* Mali DP layer IDs */
43 u8 layer; /* bitmask of layers supporting it */ member
52 * base register offsets
62 u16 id; /* layer ID */
63 u16 base; /* address offset for the register bank */ member
64 u16 ptr; /* address offset for the pointer register */
65 u16 stride_offset; /* offset to the first stride register. */
66 s16 yuv2rgb_offset; /* offset to the YUV->RGB matrix entries */
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/logicvc/ |
| D | logicvc_layer.c | 1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2019-2022 Bootlin
86 struct drm_device *drm_dev = drm_plane->dev; in logicvc_plane_atomic_check()
87 struct logicvc_layer *layer = logicvc_layer(drm_plane); in logicvc_plane_atomic_check() local
96 if (!new_state->crtc) in logicvc_plane_atomic_check()
99 crtc_state = drm_atomic_get_existing_crtc_state(new_state->state, in logicvc_plane_atomic_check()
100 new_state->crtc); in logicvc_plane_atomic_check()
102 return -EINVAL; in logicvc_plane_atomic_check()
104 if (new_state->crtc_x < 0 || new_state->crtc_y < 0) { in logicvc_plane_atomic_check()
106 "Negative on-CRTC positions are not supported.\n"); in logicvc_plane_atomic_check()
[all …]
|
| D | logicvc_of.c | 1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2019-2022 Bootlin
14 { "lvds-4bits", LOGICVC_DISPLAY_INTERFACE_LVDS_4BITS },
15 { "lvds-3bits", LOGICVC_DISPLAY_INTERFACE_LVDS_3BITS },
33 { "layer", LOGICVC_LAYER_ALPHA_LAYER },
40 .name = "xylon,display-interface",
48 .name = "xylon,display-colorspace",
56 .name = "xylon,display-depth",
60 .name = "xylon,row-stride",
67 .name = "xylon,background-layer",
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/sprd/ |
| D | sprd_dpu.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
23 /* DPU Layer registers offset */
35 * @base: DPU controller base address
46 void __iomem *base; member
64 struct drm_crtc base; member
71 return container_of(crtc, struct sprd_dpu, base); in to_sprd_crtc()
75 dpu_reg_set(struct dpu_context *ctx, u32 offset, u32 set_bits) in dpu_reg_set() argument
77 u32 bits = readl_relaxed(ctx->base + offset); in dpu_reg_set()
79 writel(bits | set_bits, ctx->base + offset); in dpu_reg_set()
83 dpu_reg_clr(struct dpu_context *ctx, u32 offset, u32 clr_bits) in dpu_reg_clr() argument
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/vmwgfx/ |
| D | vmw_surface_cache.h | 3 * SPDX-License-Identifier: GPL-2.0 OR MIT
37 return (tmp > (uint64_t) ((u32) -1)) ? (u32) -1 : tmp; in clamped_umul32()
41 * vmw_surface_get_desc - Look up the appropriate SVGA3dSurfaceDesc for the
54 * vmw_surface_get_mip_size - Given a base level size and the mip level,
74 block_size->width = __KERNEL_DIV_ROUND_UP(pixel_size->width, in vmw_surface_get_size_in_blocks()
75 desc->blockSize.width); in vmw_surface_get_size_in_blocks()
76 block_size->height = __KERNEL_DIV_ROUND_UP(pixel_size->height, in vmw_surface_get_size_in_blocks()
77 desc->blockSize.height); in vmw_surface_get_size_in_blocks()
78 block_size->depth = __KERNEL_DIV_ROUND_UP(pixel_size->depth, in vmw_surface_get_size_in_blocks()
79 desc->blockSize.depth); in vmw_surface_get_size_in_blocks()
[all …]
|
| /kernel/linux/linux-6.6/drivers/usb/mtu3/ |
| D | mtu3.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
3 * mtu3.h - MediaTek USB3 DRD header
35 #define MU3D_EP_TXCR0(epnum) (U3D_TX1CSR0 + (((epnum) - 1) * 0x10))
36 #define MU3D_EP_TXCR1(epnum) (U3D_TX1CSR1 + (((epnum) - 1) * 0x10))
37 #define MU3D_EP_TXCR2(epnum) (U3D_TX1CSR2 + (((epnum) - 1) * 0x10))
39 #define MU3D_EP_RXCR0(epnum) (U3D_RX1CSR0 + (((epnum) - 1) * 0x10))
40 #define MU3D_EP_RXCR1(epnum) (U3D_RX1CSR1 + (((epnum) - 1) * 0x10))
41 #define MU3D_EP_RXCR2(epnum) (U3D_RX1CSR2 + (((epnum) - 1) * 0x10))
43 #define USB_QMU_TQHIAR(epnum) (U3D_TXQHIAR1 + (((epnum) - 1) * 0x4))
44 #define USB_QMU_RQHIAR(epnum) (U3D_RXQHIAR1 + (((epnum) - 1) * 0x4))
[all …]
|
| /kernel/linux/linux-5.10/drivers/usb/mtu3/ |
| D | mtu3.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
3 * mtu3.h - MediaTek USB3 DRD header
32 #define MU3D_EP_TXCR0(epnum) (U3D_TX1CSR0 + (((epnum) - 1) * 0x10))
33 #define MU3D_EP_TXCR1(epnum) (U3D_TX1CSR1 + (((epnum) - 1) * 0x10))
34 #define MU3D_EP_TXCR2(epnum) (U3D_TX1CSR2 + (((epnum) - 1) * 0x10))
36 #define MU3D_EP_RXCR0(epnum) (U3D_RX1CSR0 + (((epnum) - 1) * 0x10))
37 #define MU3D_EP_RXCR1(epnum) (U3D_RX1CSR1 + (((epnum) - 1) * 0x10))
38 #define MU3D_EP_RXCR2(epnum) (U3D_RX1CSR2 + (((epnum) - 1) * 0x10))
40 #define USB_QMU_TQHIAR(epnum) (U3D_TXQHIAR1 + (((epnum) - 1) * 0x4))
41 #define USB_QMU_RQHIAR(epnum) (U3D_RXQHIAR1 + (((epnum) - 1) * 0x4))
[all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/ |
| D | zte,vou.txt | 4 Graphic Layer (GL) and Video Layer (VL), two Mixers/Channels, and a few blocks
10 It must be the parent node of all the sub-device nodes.
13 - compatible: should be "zte,zx296718-vou"
14 - #address-cells: should be <1>
15 - #size-cells: should be <1>
16 - ranges: list of address translations between VOU and sub-devices
21 - compatible: should be "zte,zx296718-dpc"
22 - reg: Physical base address and length of DPC register regions, one for each
23 entry in 'reg-names'
24 - reg-names: The names of register regions. The following regions are required:
[all …]
|
| /kernel/linux/linux-5.10/drivers/usb/dwc3/ |
| D | dwc3-keystone.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * dwc3-keystone.c - Keystone Specific Glue layer
5 * Copyright (C) 2010-2013 Texas Instruments Incorporated - https://www.ti.com
7 * Author: WingMan Kwok <w-kwok2@ti.com>
14 #include <linux/dma-mapping.h>
41 static inline u32 kdwc3_readl(void __iomem *base, u32 offset) in kdwc3_readl() argument
43 return readl(base + offset); in kdwc3_readl()
46 static inline void kdwc3_writel(void __iomem *base, u32 offset, u32 value) in kdwc3_writel() argument
48 writel(value, base + offset); in kdwc3_writel()
55 val = kdwc3_readl(kdwc->usbss, USBSS_IRQENABLE_SET_0); in kdwc3_enable_irqs()
[all …]
|
| /kernel/linux/linux-6.6/drivers/usb/dwc3/ |
| D | dwc3-keystone.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * dwc3-keystone.c - Keystone Specific Glue layer
5 * Copyright (C) 2010-2013 Texas Instruments Incorporated - https://www.ti.com
7 * Author: WingMan Kwok <w-kwok2@ti.com>
14 #include <linux/dma-mapping.h>
42 static inline u32 kdwc3_readl(void __iomem *base, u32 offset) in kdwc3_readl() argument
44 return readl(base + offset); in kdwc3_readl()
47 static inline void kdwc3_writel(void __iomem *base, u32 offset, u32 value) in kdwc3_writel() argument
49 writel(value, base + offset); in kdwc3_writel()
56 val = kdwc3_readl(kdwc->usbss, USBSS_IRQENABLE_SET_0); in kdwc3_enable_irqs()
[all …]
|
| /kernel/linux/linux-6.6/drivers/net/ethernet/freescale/fman/ |
| D | fman.h | 1 /* SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0-or-later */
3 * Copyright 2008 - 2015 Freescale Semiconductor Inc.
21 /* TX-Port: Unsupported Format */
29 /* IPR non-consistent-sp */
66 /* non Frame-Manager error */
117 __be16 l2r; /* Layer 2 result */
118 __be16 l3r; /* Layer 3 result */
119 u8 l4r; /* Layer 4 result */
122 __be16 cksum; /* Running-sum */
123 /* Flags&fragment-offset field of the last IP-header */
[all …]
|
| /kernel/linux/linux-5.10/drivers/media/platform/ti-vpe/ |
| D | cal.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * TI Camera Access Layer (CAL)
5 * Copyright (c) 2015-2020 Texas Instruments Inc.
21 #include <media/media-device.h>
22 #include <media/v4l2-async.h>
23 #include <media/v4l2-ctrls.h>
24 #include <media/v4l2-dev.h>
25 #include <media/v4l2-device.h>
26 #include <media/v4l2-fwnode.h>
27 #include <media/videobuf2-v4l2.h>
[all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/arm/display/komeda/ |
| D | komeda_framebuffer.c | 1 // SPDX-License-Identifier: GPL-2.0
21 for (i = 0; i < fb->format->num_planes; i++) in komeda_fb_destroy()
22 drm_gem_object_put(fb->obj[i]); in komeda_fb_destroy()
31 return drm_gem_handle_create(file, fb->obj[0], handle); in komeda_fb_create_handle()
43 struct drm_framebuffer *fb = &kfb->base; in komeda_fb_afbc_size_check()
44 const struct drm_format_info *info = fb->format; in komeda_fb_afbc_size_check()
49 obj = drm_gem_object_lookup(file, mode_cmd->handles[0]); in komeda_fb_afbc_size_check()
52 return -ENOENT; in komeda_fb_afbc_size_check()
55 switch (fb->modifier & AFBC_FORMAT_MOD_BLOCK_SIZE_MASK) { in komeda_fb_afbc_size_check()
66 fb->modifier & AFBC_FORMAT_MOD_BLOCK_SIZE_MASK); in komeda_fb_afbc_size_check()
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/arm/display/komeda/ |
| D | komeda_framebuffer.c | 1 // SPDX-License-Identifier: GPL-2.0
21 for (i = 0; i < fb->format->num_planes; i++) in komeda_fb_destroy()
22 drm_gem_object_put(fb->obj[i]); in komeda_fb_destroy()
31 return drm_gem_handle_create(file, fb->obj[0], handle); in komeda_fb_create_handle()
43 struct drm_framebuffer *fb = &kfb->base; in komeda_fb_afbc_size_check()
44 const struct drm_format_info *info = fb->format; in komeda_fb_afbc_size_check()
49 obj = drm_gem_object_lookup(file, mode_cmd->handles[0]); in komeda_fb_afbc_size_check()
52 return -ENOENT; in komeda_fb_afbc_size_check()
55 switch (fb->modifier & AFBC_FORMAT_MOD_BLOCK_SIZE_MASK) { in komeda_fb_afbc_size_check()
66 fb->modifier & AFBC_FORMAT_MOD_BLOCK_SIZE_MASK); in komeda_fb_afbc_size_check()
[all …]
|
| /kernel/linux/linux-5.10/Documentation/driver-api/ |
| D | io-mapping.rst | 8 The io_mapping functions in linux/io-mapping.h provide an abstraction for
10 usage is to support the large graphics aperture on 32-bit processors where
16 struct io_mapping *io_mapping_create_wc(unsigned long base,
19 'base' is the bus address of the region to be made
31 unsigned long offset)
33 'offset' is the offset within the defined mapping region.
35 creation function yields undefined results. Using an offset
39 This _wc variant returns a write-combining map to the
54 If you need to sleep while holding the lock, you can use the non-atomic
60 unsigned long offset)
[all …]
|