Home
last modified time | relevance | path

Searched +full:mu +full:- +full:side +full:- +full:b (Results 1 – 25 of 37) sorted by relevance

12

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/interrupt-controller/
Dfsl,mu-msi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/fsl,mu-msi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Freescale/NXP i.MX Messaging Unit (MU) work as msi controller
10 - Frank Li <Frank.Li@nxp.com>
15 and control) through the MU interface. The MU also provides the ability
16 for one processor (A side) to signal the other processor (B side) using
19 Because the MU manages the messaging between processors, the MU uses
20 different clocks (from each side of the different peripheral buses).
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/mailbox/
Dfsl,mu.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mailbox/fsl,mu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NXP i.MX Messaging Unit (MU)
10 - Dong Aisheng <aisheng.dong@nxp.com>
15 and control) through the MU interface. The MU also provides the ability
18 Because the MU manages the messaging between processors, the MU uses
19 different clocks (from each side of the different peripheral buses).
20 Therefore, the MU must synchronize the accesses from one side to the
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/mailbox/
Dfsl,mu.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mailbox/fsl,mu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: NXP i.MX Messaging Unit (MU)
10 - Dong Aisheng <aisheng.dong@nxp.com>
15 and control) through the MU interface. The MU also provides the ability
18 Because the MU manages the messaging between processors, the MU uses
19 different clocks (from each side of the different peripheral buses).
20 Therefore, the MU must synchronize the accesses from one side to the
[all …]
/kernel/linux/linux-6.6/drivers/irqchip/
Dirq-imx-mu-msi.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Freescale MU used as MSI controller
10 * Based on drivers/mailbox/imx-mailbox.c
50 #define IMX_MU_xCR_RIEn(data, x) ((data->cfg->type) & IMX_MU_V2 ? BIT(x) : BIT(24 + (3 - (x))))
51 #define IMX_MU_xSR_RFn(data, x) ((data->cfg->type) & IMX_MU_V2 ? BIT(x) : BIT(24 + (3 - (x))))
73 iowrite32(val, msi_data->regs + offs); in imx_mu_write()
78 return ioread32(msi_data->regs + offs); in imx_mu_read()
86 raw_spin_lock_irqsave(&msi_data->lock, flags); in imx_mu_xcr_rmw()
87 val = imx_mu_read(msi_data, msi_data->cfg->xCR[type]); in imx_mu_xcr_rmw()
90 imx_mu_write(msi_data, val, msi_data->cfg->xCR[type]); in imx_mu_xcr_rmw()
[all …]
/kernel/linux/linux-6.6/drivers/net/wireless/intel/iwlwifi/fw/api/
Ddatapath.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2012-2014, 2018-2022 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
11 * enum iwl_data_path_subcmd_ids - data path group commands
131 * struct iwl_mu_group_mgmt_cmd - VHT MU-MIMO group configuration
134 * @membership_status: a bitmap of MU groups
136 * group then bits (group * 2) is the position -1
145 * struct iwl_mu_group_mgmt_notif - VHT MU-MIMO group id notification
147 * @membership_status: a bitmap of MU groups
[all …]
Drx.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2012-2014, 2018-2022 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2015-2017 Intel Deutschland GmbH
10 /* API for pre-9000 hardware */
26 * struct iwl_rx_phy_info - phy info
34 * @beacon_time_stamp: beacon at on-air rise
39 * @byte_count: frame's byte-count
70 * bits 0:3 - reserved
71 * bits 4:7 - MIC CRC length
[all …]
/kernel/linux/linux-5.10/drivers/mailbox/
Dimx-mailbox.c1 // SPDX-License-Identifier: GPL-2.0
19 #define IMX_MU_xSR_GIPn(x) BIT(28 + (3 - (x)))
20 #define IMX_MU_xSR_RFn(x) BIT(24 + (3 - (x)))
21 #define IMX_MU_xSR_TEn(x) BIT(20 + (3 - (x)))
25 #define IMX_MU_xCR_GIEn(x) BIT(28 + (3 - (x)))
27 #define IMX_MU_xCR_RIEn(x) BIT(24 + (3 - (x)))
29 #define IMX_MU_xCR_TIEn(x) BIT(20 + (3 - (x)))
31 #define IMX_MU_xCR_GIRn(x) BIT(16 + (3 - (x)))
34 /* TX0/RX0/RXDB[0-3] */
94 iowrite32(val, priv->base + offs); in imx_mu_write()
[all …]
/kernel/linux/linux-6.6/drivers/net/wireless/ath/ath11k/
Ddebugfs_htt_stats.h1 /* SPDX-License-Identifier: BSD-3-Clause-Clear */
3 * Copyright (c) 2018-2019 The Linux Foundation. All rights reserved.
4 * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
253 * The histogram bins are 0-29, 30-59, 60-89 and so on. The are
465 /* element 0,1, ...7 -> NSS 1,2, ...8 */
473 * (400us, 800us, 1600us & 3200us) in each mcs (0-11)
501 /* element 0,1, ...7 -> NSS 1,2, ...8 */
512 /* Counters to track number of rx packets in each GI in each mcs (0-11) */
536 /* MU MIMO stats per hwQ */
595 /* histogram of ppdu post to hwsch - > cmd status received */
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/ath/ath11k/
Ddebugfs_htt_stats.h1 /* SPDX-License-Identifier: BSD-3-Clause-Clear */
3 * Copyright (c) 2018-2019 The Linux Foundation. All rights reserved.
234 * The histogram bins are 0-29, 30-59, 60-89 and so on. The are
425 /* element 0,1, ...7 -> NSS 1,2, ...8 */
433 * (400us, 800us, 1600us & 3200us) in each mcs (0-11)
461 /* element 0,1, ...7 -> NSS 1,2, ...8 */
472 /* Counters to track number of rx packets in each GI in each mcs (0-11) */
496 /* MU MIMO stats per hwQ */
552 /* histogram of ppdu post to hwsch - > cmd status received */
580 * histogram bins are 0-29, 30-59, 60-89 and so on. The are 10 bins
[all …]
/kernel/linux/linux-6.6/sound/pci/emu10k1/
Demu10k1_main.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * James Courtier-Dutton <James@superbug.co.uk>
85 if (emu->audigy) { in snd_emu10k1_voice_init()
128 { 0x0e, 0xcf }, /* Attenuation Left 0x01 = -103dB, 0xff = 24dB */
146 HCFG_MUTEBUTTONENABLE, emu->port + HCFG); in snd_emu10k1_init()
148 outl(0, emu->port + INTE); in snd_emu10k1_init()
169 if (emu->audigy) { in snd_emu10k1_init()
182 SPCS0, emu->spdif_bits[0], in snd_emu10k1_init()
183 SPCS1, emu->spdif_bits[1], in snd_emu10k1_init()
184 SPCS2, emu->spdif_bits[2], in snd_emu10k1_init()
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/intel/iwlwifi/fw/api/
Drx.h8 * Copyright(c) 2012 - 2014, 2018 - 2020 Intel Corporation. All rights reserved.
9 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
10 * Copyright(c) 2015 - 2017 Intel Deutschland GmbH
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
30 * Copyright(c) 2012 - 2014, 2018 - 2020 Intel Corporation. All rights reserved.
31 * Copyright(c) 2013 - 2015 Intel Mobile Communications GmbH
32 * Copyright(c) 2015 - 2017 Intel Deutschland GmbH
66 /* API for pre-9000 hardware */
83 * struct iwl_rx_phy_info - phy info
91 * @beacon_time_stamp: beacon at on-air rise
[all …]
/kernel/linux/linux-6.6/drivers/mailbox/
Dimx-mailbox.c1 // SPDX-License-Identifier: GPL-2.0
24 /* TX0/RX0/RXDB[0-3] */
118 #define IMX_MU_xSR_GIPn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(28 + (3 - (x))))
119 #define IMX_MU_xSR_RFn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(24 + (3 - (x))))
120 #define IMX_MU_xSR_TEn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(20 + (3 - (x))))
123 #define IMX_MU_xCR_GIEn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(28 + (3 - (x))))
125 #define IMX_MU_xCR_RIEn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(24 + (3 - (x))))
127 #define IMX_MU_xCR_TIEn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(20 + (3 - (x))))
129 #define IMX_MU_xCR_GIRn(type, x) (type & IMX_MU_V2 ? BIT(x) : BIT(16 + (3 - (x))))
130 /* MU reset */
[all …]
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/drivers/
D0018_linux_drivers_firmware.patch7 Change-Id: I36b7f7c1c8a25ed6657505008ad1251ef7273f99
9 diff --git a/drivers/firmware/arm_scmi/common.h b/drivers/firmware/arm_scmi/common.h
11 --- a/drivers/firmware/arm_scmi/common.h
12 +++ b/drivers/firmware/arm_scmi/common.h
13 @@ -169,6 +169,7 @@ DECLARE_SCMI_REGISTER_UNREGISTER(perf);
21 diff --git a/drivers/firmware/arm_scmi/smc.c b/drivers/firmware/arm_scmi/smc.c
23 --- a/drivers/firmware/arm_scmi/smc.c
24 +++ b/drivers/firmware/arm_scmi/smc.c
25 @@ -9,9 +9,11 @@
26 #include <linux/arm-smccc.h>
[all …]
D0033_linux_drivers_soc_scsi_spi_tee_thermal.patch7 Change-Id: I1ba947d26a24ae6708961a663867e136c1171c8d
9 diff --git a/drivers/scsi/scsi_error.c b/drivers/scsi/scsi_error.c
11 --- a/drivers/scsi/scsi_error.c
12 +++ b/drivers/scsi/scsi_error.c
13 @@ -63,6 +63,13 @@ static int scsi_eh_try_stu(struct scsi_cmnd *scmd);
23 +/* called with shost->host_lock held */
26 lockdep_assert_held(shost->host_lock);
27 @@ -72,6 +79,11 @@ void scsi_eh_wakeup(struct Scsi_Host *shost)
28 wake_up_process(shost->ehandler);
31 + } else if ((shost->host_failed > 0) || (sg_io_buffer_hack != NULL)) {
[all …]
D0032_linux_drivers_regulator_remoteproc_reset_rpmsg_rtc.patch7 Change-Id: I70798f1381ce7dac1b89f11aa3a0c5633845487e
9 diff --git a/drivers/regulator/core.c b/drivers/regulator/core.c
11 --- a/drivers/regulator/core.c
12 +++ b/drivers/regulator/core.c
13 @@ -3499,6 +3499,16 @@ static int _regulator_do_set_suspend_voltage(struct regulator_dev *rdev,
21 + if (rdev->desc->ops->get_bypass)
22 + rdev->desc->ops->get_bypass(rdev, &bypassed);
30 @@ -3568,8 +3578,9 @@ int regulator_set_voltage_rdev(struct regulator_dev *rdev, int min_uV,
31 if (rdev->supply &&
32 regulator_ops_is_valid(rdev->supply->rdev,
[all …]
/kernel/linux/linux-6.6/tools/perf/pmu-events/arch/powerpc/power9/
Dother.json50 …dified (M) data from another core's ECO L3 on the same chip due to a data side request. When using…
65 "BriefDescription": "Read-write data cache collisions"
90 "BriefDescription": "D-cache invalidates sent over the reload bus to the core"
200 "BriefDescription": "Read-write data cache collisions"
280 …-word boundary, which causes it to require an additional slice than than what normally would be re…
300 "BriefDescription": "I-cache Invalidates sent over the realod bus to the core"
395 …-word boundary, which causes it to require an additional slice than than what normally would be re…
405 …"BriefDescription": "TM snoop that is a store hits line in L3 in M or Mu state (exclusive modified…
430 "BriefDescription": "TM Load (fav or non-fav) ran into conflict (failed)"
450 …"BriefDescription": "A TM-ineligible instruction tries to execute inside a transaction and the LSU…
[all …]
/kernel/linux/linux-5.10/tools/perf/pmu-events/arch/powerpc/power9/
Dother.json50 …dified (M) data from another core's ECO L3 on the same chip due to a data side request. When using…
65 "BriefDescription": "Read-write data cache collisions"
90 "BriefDescription": "D-cache invalidates sent over the reload bus to the core"
200 "BriefDescription": "Read-write data cache collisions"
280 …-word boundary, which causes it to require an additional slice than than what normally would be re…
300 "BriefDescription": "I-cache Invalidates sent over the realod bus to the core"
395 …-word boundary, which causes it to require an additional slice than than what normally would be re…
405 …"BriefDescription": "TM snoop that is a store hits line in L3 in M or Mu state (exclusive modified…
430 "BriefDescription": "TM Load (fav or non-fav) ran into conflict (failed)"
450 …"BriefDescription": "A TM-ineligible instruction tries to execute inside a transaction and the LSU…
[all …]
/kernel/linux/linux-5.10/sound/pci/emu10k1/
Demu10k1_main.c1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * Copyright (c) by James Courtier-Dutton <James@superbug.co.uk>
13 * --
16 * --
92 if (emu->audigy) { in snd_emu10k1_voice_init()
133 { 0x0e, 0xcf }, /* Attenuation Left 0x01 = -103dB, 0xff = 24dB */
151 HCFG_MUTEBUTTONENABLE, emu->port + HCFG); in snd_emu10k1_init()
162 outl(0, emu->port + INTE); in snd_emu10k1_init()
168 if (emu->audigy) { in snd_emu10k1_init()
180 snd_emu10k1_ptr_write(emu, SPCS0, 0, emu->spdif_bits[0]); in snd_emu10k1_init()
[all …]
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/
D0001_linux_arch.patch7 Change-Id: I8c7b42f8858212fb4b2d56a871d3f4d5afc73954
9 diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
11 --- a/arch/arm64/Kconfig
12 +++ b/arch/arm64/Kconfig
13 @@ -183,7 +183,6 @@ config ARM64
17 - select HOLES_IN_ZONE
21 @@ -1023,6 +1022,9 @@ config NEED_PER_CPU_EMBED_FIRST_CHUNK
31 @@ -1148,7 +1150,7 @@ config XEN
35 - int
40 @@ -1182,15 +1184,6 @@ config UNMAP_KERNEL_AT_EL0
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dimx7s.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
6 #include <dt-bindings/clock/imx7d-clock.h>
7 #include <dt-bindings/power/imx7-power.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/reset/imx7-reset.h>
12 #include "imx7d-pinfunc.h"
15 #address-cells = <1>;
16 #size-cells = <1>;
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/nxp/imx/
Dimx7s.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
6 #include <dt-bindings/clock/imx7d-clock.h>
7 #include <dt-bindings/power/imx7-power.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/reset/imx7-reset.h>
12 #include "imx7d-pinfunc.h"
15 #address-cells = <1>;
16 #size-cells = <1>;
[all …]
/kernel/linux/linux-6.6/drivers/remoteproc/
Dimx_rproc.c1 // SPDX-License-Identifier: GPL-2.0-only
6 #include <dt-bindings/firmware/imx/rsrc.h>
7 #include <linux/arm-smccc.h>
74 * struct imx_rproc_mem - slim internal memory structure
124 /* TCM CODE NON-SECURE */
132 /* TCM SYS NON-SECURE*/
185 /* QSPI Code - alias */
187 /* DDR (Code) - alias */
191 /* OCRAM_S - alias */
205 /* TCML - alias */
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/ath/ath10k/
Dhtt.h1 /* SPDX-License-Identifier: ISC */
3 * Copyright (c) 2005-2011 Atheros Communications Inc.
4 * Copyright (c) 2011-2017 Qualcomm Atheros, Inc.
28 /* bits 5-23 currently reserved */
33 enum htt_h2t_msg_type { /* host-to-target */
56 u8 pad[sizeof(u32) - sizeof(struct htt_cmd_hdr)];
73 * but the host shall use the bit-mast + bit-shift defs, to be endian-
175 * htt_data_tx_desc - used for data tx path
178 * ext_tid: for qos-data frames (0-15), see %HTT_DATA_TX_EXT_TID_
240 #define HTT_RX_RING_FILL_LEVEL (((HTT_RX_RING_SIZE) / 2) - 1)
[all …]
/kernel/linux/linux-6.6/drivers/usb/serial/
Dftdi_sio_ids.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 * Philipp Gühring - pg@futureware.at - added the Device ID of the USB relais
25 #define FTDI_4232H_PID 0x6011 /* Quad channel hi-speed device */
26 #define FTDI_232H_PID 0x6014 /* Single channel hi-speed device */
27 #define FTDI_FTX_PID 0x6015 /* FT-X series (FT201X, FT230X, FT231X, etc) */
28 #define FTDI_FT2233HP_PID 0x6040 /* Dual channel hi-speed device with PD */
29 #define FTDI_FT4233HP_PID 0x6041 /* Quad channel hi-speed device with PD */
30 #define FTDI_FT2232HP_PID 0x6042 /* Dual channel hi-speed device with PD */
31 #define FTDI_FT4232HP_PID 0x6043 /* Quad channel hi-speed device with PD */
32 #define FTDI_FT233HP_PID 0x6044 /* Dual channel hi-speed device with PD */
[all …]
/kernel/linux/linux-5.10/drivers/usb/serial/
Dftdi_sio_ids.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 * Philipp Gühring - pg@futureware.at - added the Device ID of the USB relais
25 #define FTDI_4232H_PID 0x6011 /* Quad channel hi-speed device */
26 #define FTDI_232H_PID 0x6014 /* Single channel hi-speed device */
27 #define FTDI_FTX_PID 0x6015 /* FT-X series (FT201X, FT230X, FT231X, etc) */
32 /*** third-party PIDs (using FTDI_VID) ***/
57 * http://www.open-rd.org
87 /* FTDI 2332C Dual channel device, side A=245 FIFO (JTAG), Side B=RS232 UART */
92 #define FTDI_TURTELIZER_PID 0xBDC8 /* JTAG/RS-232 adapter by egnite GmbH */
103 #define FTDI_NZR_SEM_USB_PID 0xC1E0 /* NZR SEM-LOG16+ */
[all …]

12