Searched +full:orion +full:- +full:gpio (Results 1 – 25 of 112) sorted by relevance
12345
| /kernel/linux/linux-6.6/arch/arm/boot/dts/marvell/ |
| D | dove.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/gpio/gpio.h> 3 #include <dt-bindings/interrupt-controller/irq.h> 8 #address-cells = <1>; 9 #size-cells = <1>; 12 interrupt-parent = <&intc>; 21 #address-cells = <1>; 22 #size-cells = <0>; 25 compatible = "marvell,pj4a", "marvell,sheeva-v7"; 27 next-level-cache = <&l2>; [all …]
|
| D | orion5x.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 2 // Copyright (C) 2012 Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 7 #address-cells = <1>; 8 #size-cells = <1>; 11 interrupt-parent = <&intc>; 18 #address-cells = <2>; 19 #size-cells = <1>; 22 devbus_bootcs: devbus-bootcs { 23 compatible = "marvell,orion-devbus"; 26 #address-cells = <1>; [all …]
|
| D | kirkwood.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 3 #include <dt-bindings/gpio/gpio.h> 8 #address-cells = <1>; 9 #size-cells = <1>; 11 interrupt-parent = <&intc>; 14 #address-cells = <1>; 15 #size-cells = <0>; 22 clock-names = "cpu_clk", "ddrclk", "powersave"; 33 compatible = "marvell,kirkwood-mbus", "simple-bus"; [all …]
|
| D | armada-370.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 * Gregory CLEMENT <gregory.clement@free-electrons.com> 9 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 15 #include "armada-370-xp.dtsi" 18 #address-cells = <1>; 19 #size-cells = <1>; 22 compatible = "marvell,armada370", "marvell,armada-370-xp"; 31 compatible = "marvell,armada370-mbus", "simple-bus"; 39 compatible = "marvell,armada-370-pcie"; 43 #address-cells = <3>; [all …]
|
| D | armada-375.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 * Gregory CLEMENT <gregory.clement@free-electrons.com> 8 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 13 #include <dt-bindings/phy/phy.h> 18 #address-cells = <1>; 19 #size-cells = <1>; 35 compatible = "fixed-clock"; 36 #clock-cells = <0>; [all …]
|
| D | armada-xp-98dx3236.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 11 #include "armada-370-xp.dtsi" 14 #address-cells = <2>; 15 #size-cells = <2>; 18 compatible = "marvell,armadaxp-98dx3236", "marvell,armada-370-xp"; 27 #address-cells = <1>; 28 #size-cells = <0>; 29 enable-method = "marvell,98dx3236-smp"; 33 compatible = "marvell,sheeva-v7"; 36 clock-latency = <1000000>; [all …]
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | dove.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/gpio/gpio.h> 3 #include <dt-bindings/interrupt-controller/irq.h> 8 #address-cells = <1>; 9 #size-cells = <1>; 12 interrupt-parent = <&intc>; 21 #address-cells = <1>; 22 #size-cells = <0>; 25 compatible = "marvell,pj4a", "marvell,sheeva-v7"; 27 next-level-cache = <&l2>; [all …]
|
| D | orion5x.dtsi | 2 * Copyright (C) 2012 Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 12 #address-cells = <1>; 13 #size-cells = <1>; 16 interrupt-parent = <&intc>; 23 #address-cells = <2>; 24 #size-cells = <1>; 27 devbus_bootcs: devbus-bootcs { 28 compatible = "marvell,orion-devbus"; 31 #address-cells = <1>; 32 #size-cells = <1>; [all …]
|
| D | kirkwood.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 3 #include <dt-bindings/gpio/gpio.h> 8 #address-cells = <1>; 9 #size-cells = <1>; 11 interrupt-parent = <&intc>; 14 #address-cells = <1>; 15 #size-cells = <0>; 22 clock-names = "cpu_clk", "ddrclk", "powersave"; 33 compatible = "marvell,kirkwood-mbus", "simple-bus"; [all …]
|
| D | armada-370.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 * Gregory CLEMENT <gregory.clement@free-electrons.com> 9 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 15 #include "armada-370-xp.dtsi" 18 #address-cells = <1>; 19 #size-cells = <1>; 22 compatible = "marvell,armada370", "marvell,armada-370-xp"; 31 compatible = "marvell,armada370-mbus", "simple-bus"; 39 compatible = "marvell,armada-370-pcie"; 43 #address-cells = <3>; [all …]
|
| D | armada-xp-98dx3236.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 11 #include "armada-370-xp.dtsi" 14 #address-cells = <2>; 15 #size-cells = <2>; 18 compatible = "marvell,armadaxp-98dx3236", "marvell,armada-370-xp"; 27 #address-cells = <1>; 28 #size-cells = <0>; 29 enable-method = "marvell,98dx3236-smp"; 33 compatible = "marvell,sheeva-v7"; 36 clock-latency = <1000000>; [all …]
|
| D | armada-375.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 * Gregory CLEMENT <gregory.clement@free-electrons.com> 8 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 13 #include <dt-bindings/phy/phy.h> 18 #address-cells = <1>; 19 #size-cells = <1>; 35 compatible = "fixed-clock"; 36 #clock-cells = <0>; [all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/gpio/ |
| D | gpio-mvebu.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/gpio/gpio-mvebu.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Marvell EBU GPIO controller 10 - Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 11 - Andrew Lunn <andrew@lunn.ch> 16 - enum: 17 - marvell,armada-8k-gpio 18 - marvell,orion-gpio [all …]
|
| /kernel/linux/linux-5.10/arch/arm/plat-orion/include/plat/ |
| D | orion-gpio.h | 2 * arch/arm/plat-orion/include/plat/orion-gpio.h 4 * Marvell Orion SoC GPIO handling. 21 * Orion-specific GPIO API extensions.
|
| /kernel/linux/linux-6.6/arch/arm/plat-orion/include/plat/ |
| D | orion-gpio.h | 2 * arch/arm/plat-orion/include/plat/orion-gpio.h 4 * Marvell Orion SoC GPIO handling. 21 * Orion-specific GPIO API extensions.
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/pinctrl/ |
| D | marvell,orion-pinctrl.txt | 1 * Marvell Orion SoC pinctrl driver for mpp 3 Please refer to marvell,mvebu-pinctrl.txt in this directory for common binding 7 - compatible: "marvell,88f5181-pinctrl", 8 "marvell,88f5181l-pinctrl", 9 "marvell,88f5182-pinctrl", 10 "marvell,88f5281-pinctrl" 12 - reg: two register areas, the first one describing the first two 20 * Marvell Orion 88f5181l 24 mpp0 0 pcie(rstout), pci(req2), gpio 25 mpp1 1 gpio, pci(gnt2) [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/pinctrl/ |
| D | marvell,orion-pinctrl.txt | 1 * Marvell Orion SoC pinctrl driver for mpp 3 Please refer to marvell,mvebu-pinctrl.txt in this directory for common binding 7 - compatible: "marvell,88f5181-pinctrl", 8 "marvell,88f5181l-pinctrl", 9 "marvell,88f5182-pinctrl", 10 "marvell,88f5281-pinctrl" 12 - reg: two register areas, the first one describing the first two 20 * Marvell Orion 88f5181l 24 mpp0 0 pcie(rstout), pci(req2), gpio 25 mpp1 1 gpio, pci(gnt2) [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/gpio/ |
| D | gpio-mvebu.txt | 1 * Marvell EBU GPIO controller 5 - compatible : Should be "marvell,orion-gpio", "marvell,mv78200-gpio", 6 "marvell,armadaxp-gpio" or "marvell,armada-8k-gpio". 8 "marvell,orion-gpio" should be used for Orion, Kirkwood, Dove, 9 Discovery (except MV78200) and Armada 370. "marvell,mv78200-gpio" 12 "marvel,armadaxp-gpio" should be used for all Armada XP SoCs 15 "marvell,armada-8k-gpio" should be used for the Armada 7K and 8K 17 Documentation/devicetree/bindings/arm/marvell/ap80x-system-controller.txt 20 - reg: Address and length of the register set for the device. Only one 21 entry is expected, except for the "marvell,armadaxp-gpio" variant [all …]
|
| /kernel/linux/linux-6.6/arch/arm/plat-orion/ |
| D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0-only 5 ccflags-y := -I$(srctree)/$(src)/include 7 orion-gpio-$(CONFIG_GPIOLIB) += gpio.o 8 obj-$(CONFIG_PLAT_ORION_LEGACY) += irq.o pcie.o time.o common.o mpp.o 9 obj-$(CONFIG_PLAT_ORION_LEGACY) += $(orion-gpio-y)
|
| D | mpp.c | 2 * arch/arm/plat-orion/mpp.c 4 * MPP functions for Marvell orion SoCs 15 #include <linux/gpio.h> 16 #include <plat/orion-gpio.h>
|
| /kernel/linux/linux-5.10/arch/arm/plat-orion/ |
| D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0-only 5 ccflags-$(CONFIG_ARCH_MULTIPLATFORM) := -I$(srctree)/$(src)/include 7 orion-gpio-$(CONFIG_GPIOLIB) += gpio.o 8 obj-$(CONFIG_PLAT_ORION_LEGACY) += irq.o pcie.o time.o common.o mpp.o 9 obj-$(CONFIG_PLAT_ORION_LEGACY) += $(orion-gpio-y)
|
| D | mpp.c | 2 * arch/arm/plat-orion/mpp.c 4 * MPP functions for Marvell orion SoCs 15 #include <linux/gpio.h> 16 #include <plat/orion-gpio.h>
|
| /kernel/linux/linux-6.6/arch/arm64/boot/dts/marvell/ |
| D | ac5-98dx25xx.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 15 interrupt-parent = <&gic>; 16 #address-cells = <2>; 17 #size-cells = <2>; 20 #address-cells = <2>; 21 #size-cells = <0>; 23 cpu-map { 36 compatible = "arm,cortex-a55"; [all …]
|
| /kernel/linux/linux-5.10/drivers/pinctrl/mvebu/ |
| D | pinctrl-orion.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Marvell Orion pinctrl driver based on mvebu pinctrl core 5 * Author: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 7 * The first 16 MPP pins on Orion are easy to handle: they are 25 #include "pinctrl-mvebu.h" 78 MPP_VAR_FUNCTION(0x3, "gpio", NULL, V_ALL)), 80 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V_ALL), 83 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V_ALL), 85 MPP_VAR_FUNCTION(0x3, "pci-1", "pme", V_ALL)), 87 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V_ALL), [all …]
|
| /kernel/linux/linux-6.6/drivers/pinctrl/mvebu/ |
| D | pinctrl-orion.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Marvell Orion pinctrl driver based on mvebu pinctrl core 5 * Author: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 7 * The first 16 MPP pins on Orion are easy to handle: they are 25 #include "pinctrl-mvebu.h" 78 MPP_VAR_FUNCTION(0x3, "gpio", NULL, V_ALL)), 80 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V_ALL), 83 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V_ALL), 85 MPP_VAR_FUNCTION(0x3, "pci-1", "pme", V_ALL)), 87 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V_ALL), [all …]
|
12345