Home
last modified time | relevance | path

Searched +full:ppmu +full:- +full:event (Results 1 – 25 of 62) sorted by relevance

123

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/devfreq/event/
Dsamsung,exynos-ppmu.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/devfreq/event/samsung,exynos-ppmu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Samsung Exynos SoC PPMU (Platform Performance Monitoring Unit)
10 - Chanwoo Choi <cw00.choi@samsung.com>
11 - Krzysztof Kozlowski <krzk@kernel.org>
14 The Samsung Exynos SoC has PPMU (Platform Performance Monitoring Unit) for
15 each IP. PPMU provides the primitive values to get performance data. These
16 PPMU events provide information of the SoC's behaviors so that you may use to
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/devfreq/event/
Dexynos-ppmu.txt2 * Samsung Exynos PPMU (Platform Performance Monitoring Unit) device
4 The Samsung Exynos SoC has PPMU (Platform Performance Monitoring Unit) for
5 each IP. PPMU provides the primitive values to get performance data. These
6 PPMU events provide information of the SoC's behaviors so that you may
9 The Exynos PPMU driver uses the devfreq-event class to provide event data
10 to various devfreq devices. The devfreq devices would use the event data when
13 Required properties for PPMU device:
14 - compatible: Should be "samsung,exynos-ppmu" or "samsung,exynos-ppmu-v2.
15 - reg: physical base address of each PPMU and length of memory mapped region.
17 Optional properties for PPMU device:
[all …]
/kernel/linux/linux-5.10/arch/powerpc/perf/
Dcore-book3s.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Performance event support - powerpc architecture code
5 * Copyright 2008-2009 Paul Mackerras, IBM Corporation.
19 #include <asm/code-patching.h>
37 struct perf_event *event[MAX_HWEVENTS]; member
61 static struct power_pmu *ppmu; variable
73 * 32-bit doesn't have MMCRA but does have an MMCR2,
75 * Also 32-bit doesn't have MMCR3, SIER2 and SIER3.
77 * these registers (via mtspr/mfspr) are done under ppmu flag
79 * for 32-bit.
[all …]
Dcore-fsl-emb.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Performance event support - Freescale Embedded Performance Monitor
5 * Copyright 2008-2009 Paul Mackerras, IBM Corporation.
23 struct perf_event *event[MAX_HWEVENTS]; member
27 static struct fsl_emb_pmu *ppmu; variable
162 static void fsl_emb_pmu_read(struct perf_event *event) in fsl_emb_pmu_read() argument
166 if (event->hw.state & PERF_HES_STOPPED) in fsl_emb_pmu_read()
171 * are soft-disabled, as long as interrupts are hard-enabled. in fsl_emb_pmu_read()
175 prev = local64_read(&event->hw.prev_count); in fsl_emb_pmu_read()
177 val = read_pmc(event->hw.idx); in fsl_emb_pmu_read()
[all …]
/kernel/linux/linux-6.6/arch/powerpc/perf/
Dcore-book3s.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Performance event support - powerpc architecture code
5 * Copyright 2008-2009 Paul Mackerras, IBM Corporation.
19 #include <asm/code-patching.h>
39 struct perf_event *event[MAX_HWEVENTS]; member
66 static struct power_pmu *ppmu; variable
78 * 32-bit doesn't have MMCRA but does have an MMCR2,
80 * Also 32-bit doesn't have MMCR3, SIER2 and SIER3.
82 * these registers (via mtspr/mfspr) are done under ppmu flag
84 * for 32-bit.
[all …]
Dcore-fsl-emb.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Performance event support - Freescale Embedded Performance Monitor
5 * Copyright 2008-2009 Paul Mackerras, IBM Corporation.
23 struct perf_event *event[MAX_HWEVENTS]; member
27 static struct fsl_emb_pmu *ppmu; variable
162 static void fsl_emb_pmu_read(struct perf_event *event) in fsl_emb_pmu_read() argument
166 if (event->hw.state & PERF_HES_STOPPED) in fsl_emb_pmu_read()
171 * are soft-disabled, as long as interrupts are hard-enabled. in fsl_emb_pmu_read()
175 prev = local64_read(&event->hw.prev_count); in fsl_emb_pmu_read()
177 val = read_pmc(event->hw.idx); in fsl_emb_pmu_read()
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dexynos4412-ppmu-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device tree sources for Exynos4412 PPMU common device tree
13 ppmu_dmc0_3: ppmu-event3-dmc0 {
14 event-name = "ppmu-event3-dmc0";
23 ppmu_dmc1_3: ppmu-event3-dmc1 {
24 event-name = "ppmu-event3-dmc1";
33 ppmu_leftbus_3: ppmu-event3-leftbus {
34 event-name = "ppmu-event3-leftbus";
43 ppmu_rightbus_3: ppmu-event3-rightbus {
44 event-name = "ppmu-event3-rightbus";
Dexynos5420.dtsi1 // SPDX-License-Identifier: GPL-2.0
14 #include <dt-bindings/clock/exynos5420.h>
15 #include <dt-bindings/clock/exynos-audss-clk.h>
16 #include <dt-bindings/interrupt-controller/arm-gic.h>
42 * by exynos5420-cpus.dtsi or exynos5422-cpus.dtsi.
46 compatible = "operating-points-v2";
47 opp-shared;
49 opp-1800000000 {
50 opp-hz = /bits/ 64 <1800000000>;
51 opp-microvolt = <1250000 1250000 1500000>;
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/samsung/
Dexynos4412-ppmu-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device tree sources for Exynos4412 PPMU common device tree
13 ppmu_dmc0_3: ppmu-event3-dmc0 {
14 event-name = "ppmu-event3-dmc0";
23 ppmu_dmc1_3: ppmu-event3-dmc1 {
24 event-name = "ppmu-event3-dmc1";
33 ppmu_leftbus_3: ppmu-event3-leftbus {
34 event-name = "ppmu-event3-leftbus";
43 ppmu_rightbus_3: ppmu-event3-rightbus {
44 event-name = "ppmu-event3-rightbus";
Dexynos5420.dtsi1 // SPDX-License-Identifier: GPL-2.0
14 #include <dt-bindings/clock/exynos5420.h>
15 #include <dt-bindings/clock/exynos-audss-clk.h>
16 #include <dt-bindings/interrupt-controller/arm-gic.h>
37 bus_disp1: bus-disp1 {
38 compatible = "samsung,exynos-bus";
40 clock-names = "bus";
44 bus_disp1_fimd: bus-disp1-fimd {
45 compatible = "samsung,exynos-bus";
47 clock-names = "bus";
[all …]
/kernel/linux/linux-6.6/drivers/devfreq/event/
Dexynos-ppmu.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * exynos_ppmu.c - Exynos PPMU (Platform Performance Monitoring Unit) support
5 * Copyright (c) 2014-2015 Samsung Electronics Co., Ltd.
20 #include <linux/devfreq-event.h>
22 #include "exynos-ppmu.h"
41 struct exynos_ppmu_data ppmu; member
46 { "ppmu-event0-"#name, PPMU_PMNCNT0 }, \
47 { "ppmu-event1-"#name, PPMU_PMNCNT1 }, \
48 { "ppmu-event2-"#name, PPMU_PMNCNT2 }, \
49 { "ppmu-event3-"#name, PPMU_PMNCNT3 }
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 bool "DEVFREQ-Event device Support"
5 The devfreq-event device provide the raw data and events which
6 indicate the current state of devfreq-event device. The provided
7 data from devfreq-event device is used to monitor the state of
11 The devfreq-event device can support the various type of events
18 tristate "Exynos NoC (Network On Chip) Probe DEVFREQ event Driver"
23 This add the devfreq-event driver for Exynos SoC. It provides NoC
27 tristate "Exynos PPMU (Platform Performance Monitoring Unit) DEVFREQ event Driver"
31 This add the devfreq-event driver for Exynos SoC. It provides PPMU
[all …]
/kernel/linux/linux-5.10/drivers/devfreq/event/
Dexynos-ppmu.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * exynos_ppmu.c - Exynos PPMU (Platform Performance Monitoring Unit) support
5 * Copyright (c) 2014-2015 Samsung Electronics Co., Ltd.
20 #include <linux/devfreq-event.h>
22 #include "exynos-ppmu.h"
41 struct exynos_ppmu_data ppmu; member
46 { "ppmu-event0-"#name, PPMU_PMNCNT0 }, \
47 { "ppmu-event1-"#name, PPMU_PMNCNT1 }, \
48 { "ppmu-event2-"#name, PPMU_PMNCNT2 }, \
49 { "ppmu-event3-"#name, PPMU_PMNCNT3 }
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 bool "DEVFREQ-Event device Support"
5 The devfreq-event device provide the raw data and events which
6 indicate the current state of devfreq-event device. The provided
7 data from devfreq-event device is used to monitor the state of
11 The devfreq-event device can support the various type of events
18 tristate "Exynos NoC (Network On Chip) Probe DEVFREQ event Driver"
23 This add the devfreq-event driver for Exynos SoC. It provides NoC
27 tristate "Exynos PPMU (Platform Performance Monitoring Unit) DEVFREQ event Driver"
31 This add the devfreq-event driver for Exynos SoC. It provides PPMU
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/memory-controllers/
Dsamsung,exynos5422-dmc.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/memory-controllers/samsung,exynos5422-dmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
12 - Krzysztof Kozlowski <krzk@kernel.org>
13 - Lukasz Luba <lukasz.luba@arm.com>
19 controller in runtime, the driver uses the PPMU (Platform Performance
27 - const: samsung,exynos5422-dmc
29 clock-names:
31 - const: fout_spll
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/memory-controllers/
Dexynos5422-dmc.txt6 runtime, the driver uses the PPMU (Platform Performance Monitoring Unit), which
12 - compatible: Should be "samsung,exynos5422-dmc".
13 - clocks : list of clock specifiers, must contain an entry for each
14 required entry in clock-names for CLK_FOUT_SPLL, CLK_MOUT_SCLK_SPLL,
17 - clock-names : should include "fout_spll", "mout_sclk_spll", "ff_dout_spll2",
20 - devfreq-events : phandles for PPMU devices connected to this DMC.
21 - vdd-supply : phandle for voltage regulator which is connected.
22 - reg : registers of two CDREX controllers.
23 - operating-points-v2 : phandle for OPPs described in v2 definition.
24 - device-handle : phandle of the connected DRAM memory device. For more
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/
Dgp102.c16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
29 struct nvkm_device *device = pmu->subdev.device; in gp102_pmu_reset()
37 return !(nvkm_rd32(pmu->subdev.device, 0x10a3c0) & 0x00000001); in gp102_pmu_enabled()
49 { -1, gm200_pmu_nofw, &gp102_pmu },
54 gp102_pmu_new(struct nvkm_device *device, int index, struct nvkm_pmu **ppmu) in gp102_pmu_new() argument
56 return nvkm_pmu_new_(gp102_pmu_fwif, device, index, ppmu); in gp102_pmu_new()
Dgm107.c16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
47 { -1, gf100_pmu_nofw, &gm107_pmu },
52 gm107_pmu_new(struct nvkm_device *device, int index, struct nvkm_pmu **ppmu) in gm107_pmu_new() argument
54 return nvkm_pmu_new_(gm107_pmu_fwif, device, index, ppmu); in gm107_pmu_new()
Dgf119.c16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
45 { -1, gf100_pmu_nofw, &gf119_pmu },
50 gf119_pmu_new(struct nvkm_device *device, int index, struct nvkm_pmu **ppmu) in gf119_pmu_new() argument
52 return nvkm_pmu_new_(gf119_pmu_fwif, device, index, ppmu); in gf119_pmu_new()
Dgk208.c16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
46 { -1, gf100_pmu_nofw, &gk208_pmu },
51 gk208_pmu_new(struct nvkm_device *device, int index, struct nvkm_pmu **ppmu) in gk208_pmu_new() argument
53 return nvkm_pmu_new_(gk208_pmu_fwif, device, index, ppmu); in gk208_pmu_new()
Dgf100.c16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
32 struct nvkm_device *device = pmu->subdev.device; in gf100_pmu_reset()
40 return nvkm_mc_enabled(pmu->subdev.device, NVKM_SUBDEV_PMU); in gf100_pmu_enabled()
67 { -1, gf100_pmu_nofw, &gf100_pmu },
72 gf100_pmu_new(struct nvkm_device *device, int index, struct nvkm_pmu **ppmu) in gf100_pmu_new() argument
74 return nvkm_pmu_new_(gf100_pmu_fwif, device, index, ppmu); in gf100_pmu_new()
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/
Dgk208.c16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
46 { -1, gf100_pmu_nofw, &gk208_pmu },
52 struct nvkm_pmu **ppmu) in gk208_pmu_new() argument
54 return nvkm_pmu_new_(gk208_pmu_fwif, device, type, inst, ppmu); in gk208_pmu_new()
Dgf119.c16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
45 { -1, gf100_pmu_nofw, &gf119_pmu },
51 struct nvkm_pmu **ppmu) in gf119_pmu_new() argument
53 return nvkm_pmu_new_(gf119_pmu_fwif, device, type, inst, ppmu); in gf119_pmu_new()
Dgm107.c16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
47 { -1, gf100_pmu_nofw, &gm107_pmu },
53 struct nvkm_pmu **ppmu) in gm107_pmu_new() argument
55 return nvkm_pmu_new_(gm107_pmu_fwif, device, type, inst, ppmu); in gm107_pmu_new()
Dgp102.c16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
49 { -1, gm200_pmu_nofw, &gp102_pmu },
55 struct nvkm_pmu **ppmu) in gp102_pmu_new() argument
57 return nvkm_pmu_new_(gp102_pmu_fwif, device, type, inst, ppmu); in gp102_pmu_new()

123