Searched +full:stm32 +full:- +full:uart (Results 1 – 25 of 36) sorted by relevance
12
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/serial/ |
| D | st,stm32-uart.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/serial/st,stm32-uart.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 - Erwan Le Ray <erwan.leray@foss.st.com> 10 title: STMicroelectronics STM32 USART 15 - st,stm32-uart 16 - st,stm32f7-uart 17 - st,stm32h7-uart 32 description: label associated with this uart [all …]
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | stm32f746.dtsi | 2 * Copyright 2015 - Maxime Coquelin <mcoquelin.stm32@gmail.com> 4 * This file is dual-licensed: you can use it either under the terms 43 #include "armv7-m.dtsi" 44 #include <dt-bindings/clock/stm32fx-clock.h> 45 #include <dt-bindings/mfd/stm32f7-rcc.h> 48 #address-cells = <1>; 49 #size-cells = <1>; 52 clk_hse: clk-hse { 53 #clock-cells = <0>; 54 compatible = "fixed-clock"; [all …]
|
| D | stm32f429.dtsi | 2 * Copyright 2015 - Maxime Coquelin <mcoquelin.stm32@gmail.com> 4 * This file is dual-licensed: you can use it either under the terms 22 * MA 02110-1301 USA 48 #include "armv7-m.dtsi" 49 #include <dt-bindings/clock/stm32fx-clock.h> 50 #include <dt-bindings/mfd/stm32f4-rcc.h> 53 #address-cells = <1>; 54 #size-cells = <1>; 57 clk_hse: clk-hse { 58 #clock-cells = <0>; [all …]
|
| D | stm32mp151.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/stm32mp1-clks.h> 8 #include <dt-bindings/reset/stm32mp1-resets.h> 11 #address-cells = <1>; 12 #size-cells = <1>; 15 #address-cells = <1>; 16 #size-cells = <0>; 19 compatible = "arm,cortex-a7"; [all …]
|
| D | stm32h743.dtsi | 2 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com> 4 * This file is dual-licensed: you can use it either under the terms 43 #include "armv7-m.dtsi" 44 #include <dt-bindings/clock/stm32h7-clks.h> 45 #include <dt-bindings/mfd/stm32h7-rcc.h> 46 #include <dt-bindings/interrupt-controller/irq.h> 49 #address-cells = <1>; 50 #size-cells = <1>; 53 clk_hse: clk-hse { 54 #clock-cells = <0>; [all …]
|
| D | stm32mp15xx-dhcom-drc02.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause 6 #include <dt-bindings/input/input.h> 7 #include <dt-bindings/pwm/pwm.h> 17 stdout-path = "serial0:115200n8"; 32 * GPIO line, however the STM32 UART driver assumes RX happens 36 rs485-rx-en { 37 gpio-hog; 39 output-low; 40 line-name = "rs485-rx-en"; 45 gpio-line-names = "", "", "", "", [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/serial/ |
| D | st,stm32-uart.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/serial/st,stm32-uart.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 - Erwan Le Ray <erwan.leray@st.com> 10 title: STMicroelectronics STM32 USART bindings 13 - $ref: rs485.yaml 18 - st,stm32-uart 19 - st,stm32f7-uart 20 - st,stm32h7-uart [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/st/ |
| D | stm32f746.dtsi | 2 * Copyright 2015 - Maxime Coquelin <mcoquelin.stm32@gmail.com> 4 * This file is dual-licensed: you can use it either under the terms 43 #include "../armv7-m.dtsi" 44 #include <dt-bindings/clock/stm32fx-clock.h> 45 #include <dt-bindings/mfd/stm32f7-rcc.h> 48 #address-cells = <1>; 49 #size-cells = <1>; 52 clk_hse: clk-hse { 53 #clock-cells = <0>; 54 compatible = "fixed-clock"; [all …]
|
| D | stm32f429.dtsi | 2 * Copyright 2015 - Maxime Coquelin <mcoquelin.stm32@gmail.com> 4 * This file is dual-licensed: you can use it either under the terms 22 * MA 02110-1301 USA 48 #include "../armv7-m.dtsi" 49 #include <dt-bindings/clock/stm32fx-clock.h> 50 #include <dt-bindings/mfd/stm32f4-rcc.h> 53 #address-cells = <1>; 54 #size-cells = <1>; 57 clk_hse: clk-hse { 58 #clock-cells = <0>; [all …]
|
| D | stm32mp131.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2021 - All Rights Reserved 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/stm32mp13-clks.h> 8 #include <dt-bindings/reset/stm32mp13-resets.h> 11 #address-cells = <1>; 12 #size-cells = <1>; 15 #address-cells = <1>; 16 #size-cells = <0>; 19 compatible = "arm,cortex-a7"; [all …]
|
| D | stm32h743.dtsi | 2 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com> 4 * This file is dual-licensed: you can use it either under the terms 43 #include "../armv7-m.dtsi" 44 #include <dt-bindings/clock/stm32h7-clks.h> 45 #include <dt-bindings/mfd/stm32h7-rcc.h> 46 #include <dt-bindings/interrupt-controller/irq.h> 49 #address-cells = <1>; 50 #size-cells = <1>; 53 clk_hse: clk-hse { 54 #clock-cells = <0>; [all …]
|
| D | stm32mp151.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/stm32mp1-clks.h> 8 #include <dt-bindings/reset/stm32mp1-resets.h> 11 #address-cells = <1>; 12 #size-cells = <1>; 15 #address-cells = <1>; 16 #size-cells = <0>; 19 compatible = "arm,cortex-a7"; [all …]
|
| D | stm32mp15xx-dhcom-drc02.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause 6 #include <dt-bindings/input/input.h> 7 #include <dt-bindings/pwm/pwm.h> 20 * GPIO line, however the STM32 UART driver assumes RX happens 24 rs485-rx-en-hog { 25 gpio-hog; 27 output-low; 28 line-name = "rs485-rx-en"; 33 gpio-line-names = "", "", "", "", 34 "", "", "DHCOM-B", "", [all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/dma/ |
| D | st,stm32-dma.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/dma/st,stm32-dma.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: STMicroelectronics STM32 DMA Controller 10 The STM32 DMA is a general-purpose direct memory access controller capable of 12 DMA clients connected to the STM32 DMA controller must use the format 13 described in the dma.txt file, using a four-cell specifier for each 19 -bit 9: Peripheral Increment Address 22 -bit 10: Memory Increment Address [all …]
|
| /kernel/linux/linux-6.6/include/uapi/linux/ |
| D | serial_core.h | 1 /* SPDX-License-Identifier: GPL-2.0+ WITH Linux-syscall-note */ 19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA 33 #define PORT_RM9000 16 /* PMC-Sierra RM9xxx internal UART */ 34 #define PORT_OCTEON 17 /* Cavium OCTEON internal UART */ 35 #define PORT_AR7 18 /* Texas Instruments AR7 internal UART */ 36 #define PORT_U6_16550A 19 /* ST-Ericsson U6xxx internal UART */ 37 #define PORT_TEGRA 20 /* NVIDIA Tegra internal UART */ 38 #define PORT_XR17D15X 21 /* Exar XR17D15x UART */ 39 #define PORT_LPC3220 22 /* NXP LPC32xx SoC "Standard" UART */ 43 #define PORT_ALTR_16550_F32 26 /* Altera 16550 UART with 32 FIFOs */ [all …]
|
| /kernel/linux/linux-5.10/include/uapi/linux/ |
| D | serial_core.h | 1 /* SPDX-License-Identifier: GPL-2.0+ WITH Linux-syscall-note */ 19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA 31 #define PORT_RM9000 16 /* PMC-Sierra RM9xxx internal UART */ 32 #define PORT_OCTEON 17 /* Cavium OCTEON internal UART */ 33 #define PORT_AR7 18 /* Texas Instruments AR7 internal UART */ 34 #define PORT_U6_16550A 19 /* ST-Ericsson U6xxx internal UART */ 35 #define PORT_TEGRA 20 /* NVIDIA Tegra internal UART */ 36 #define PORT_XR17D15X 21 /* Exar XR17D15x UART */ 37 #define PORT_LPC3220 22 /* NXP LPC32xx SoC "Standard" UART */ 41 #define PORT_ALTR_16550_F32 26 /* Altera 16550 UART with 32 FIFOs */ [all …]
|
| /kernel/linux/linux-5.10/drivers/dma/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 103 tristate "Analog Devices AXI-DMAC DMA support" 109 Enable support for the Analog Devices AXI-DMAC peripheral. This DMA 129 bool "ST-Ericsson COH901318 DMA support" 133 Enable support for ST-Ericsson COH 901 318 DMA. 152 tristate "SA-11x0 DMA support" 157 Support the DMA engine found on Intel StrongARM SA-1100 and 158 SA-1110 SoCs. This DMA engine can only be used with on-chip 217 This module can be found on Freescale Vybrid and LS-1 SoCs. 260 Enable support for the IMG multi-threaded DMA controller (MDC). [all …]
|
| /kernel/linux/linux-5.10/drivers/tty/serial/ |
| D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 6 obj-$(CONFIG_SERIAL_CORE) += serial_core.o 8 obj-$(CONFIG_SERIAL_EARLYCON) += earlycon.o 9 obj-$(CONFIG_SERIAL_EARLYCON_ARM_SEMIHOST) += earlycon-arm-semihost.o 10 obj-$(CONFIG_SERIAL_EARLYCON_RISCV_SBI) += earlycon-riscv-sbi.o 15 obj-$(CONFIG_SERIAL_SUNCORE) += suncore.o 16 obj-$(CONFIG_SERIAL_SUNHV) += sunhv.o 17 obj-$(CONFIG_SERIAL_SUNZILOG) += sunzilog.o 18 obj-$(CONFIG_SERIAL_SUNSU) += sunsu.o 19 obj-$(CONFIG_SERIAL_SUNSAB) += sunsab.o [all …]
|
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 19 comment "Non-8250 serial port support" 26 This selects the ARM(R) AMBA(R) PrimeCell PL010 UART. If you have 37 Say Y here if you wish to use an AMBA PrimeCell UART as the system 53 This selects the ARM(R) AMBA(R) PrimeCell PL011 UART. If you have 65 Say Y here if you wish to use an AMBA PrimeCell UART as the system 89 bool "Early console using RISC-V SBI" 95 Support for early debug console using RISC-V SBI. This enables 101 tristate "BCM1xxx on-chip DUART serial support" 107 the BCM1250 and derived System-On-a-Chip (SOC) devices. Note that [all …]
|
| D | stm32-usart.c | 1 // SPDX-License-Identifier: GPL-2.0 5 * Authors: Maxime Coquelin <mcoquelin.stm32@gmail.com> 8 * Inspired by st-asc.c from STMicroelectronics (c) 14 #include <linux/dma-direction.h> 16 #include <linux/dma-mapping.h> 35 #include "stm32-usart.h" 49 val = readl_relaxed(port->membase + reg); in stm32_usart_set_bits() 51 writel_relaxed(val, port->membase + reg); in stm32_usart_set_bits() 58 val = readl_relaxed(port->membase + reg); in stm32_usart_clr_bits() 60 writel_relaxed(val, port->membase + reg); in stm32_usart_clr_bits() [all …]
|
| /kernel/linux/linux-6.6/drivers/tty/serial/ |
| D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 6 obj-$(CONFIG_SERIAL_CORE) += serial_base.o 7 serial_base-y := serial_core.o serial_base_bus.o serial_ctrl.o serial_port.o 9 obj-$(CONFIG_SERIAL_EARLYCON) += earlycon.o 10 obj-$(CONFIG_SERIAL_EARLYCON_SEMIHOST) += earlycon-semihost.o 11 obj-$(CONFIG_SERIAL_EARLYCON_RISCV_SBI) += earlycon-riscv-sbi.o 16 obj-$(CONFIG_SERIAL_SUNCORE) += suncore.o 17 obj-$(CONFIG_SERIAL_SUNHV) += sunhv.o 18 obj-$(CONFIG_SERIAL_SUNZILOG) += sunzilog.o 19 obj-$(CONFIG_SERIAL_SUNSU) += sunsu.o [all …]
|
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 19 comment "Non-8250 serial port support" 26 This selects the ARM(R) AMBA(R) PrimeCell PL010 UART. If you have 37 Say Y here if you wish to use an AMBA PrimeCell UART as the system 53 This selects the ARM(R) AMBA(R) PrimeCell PL011 UART. If you have 65 Say Y here if you wish to use an AMBA PrimeCell UART as the system 89 bool "Early console using RISC-V SBI" 95 Support for early debug console using RISC-V SBI. This enables 101 tristate "BCM1xxx on-chip DUART serial support" 107 the BCM1250 and derived System-On-a-Chip (SOC) devices. Note that [all …]
|
| D | stm32-usart.c | 1 // SPDX-License-Identifier: GPL-2.0 5 * Authors: Maxime Coquelin <mcoquelin.stm32@gmail.com> 9 * Inspired by st-asc.c from STMicroelectronics (c) 15 #include <linux/dma-direction.h> 17 #include <linux/dma-mapping.h> 36 #include "stm32-usart.h" 120 val = readl_relaxed(port->membase + reg); in stm32_usart_set_bits() 122 writel_relaxed(val, port->membase + reg); in stm32_usart_set_bits() 129 val = readl_relaxed(port->membase + reg); in stm32_usart_clr_bits() 131 writel_relaxed(val, port->membase + reg); in stm32_usart_clr_bits() [all …]
|
| /kernel/linux/linux-6.6/drivers/dma/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 112 tristate "Analog Devices AXI-DMAC DMA support" 118 Enable support for the Analog Devices AXI-DMAC peripheral. This DMA 154 tristate "SA-11x0 DMA support" 159 Support the DMA engine found on Intel StrongARM SA-1100 and 160 SA-1110 SoCs. This DMA engine can only be used with on-chip 220 This module can be found on Freescale Vybrid and LS-1 SoCs. 263 Enable support for the IMG multi-threaded DMA controller (MDC). 283 tristate "Intel integrated DMA 64-bit support" 319 accel-config) to continue function. It is expected that accel-config [all …]
|
| D | stm32-dma.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Driver for STM32 DMA controller 5 * Inspired by dma-jz4740.c and tegra20-apb-dma.c 9 * Pierre-Yves Mordret <pierre-yves.mordret@st.com> 16 #include <linux/dma-mapping.h> 32 #include "virt-dma.h" 50 * If (chan->id % 4) is 2 or 3, left shift the mask by 16 bits; 65 #define STM32_DMA_SCR_TRBUFF BIT(20) /* Bufferable transfer for USART/UART */ 159 * struct stm32_dma_cfg - STM32 DMA custom configuration 198 * struct stm32_dma_mdma_config - STM32 DMA MDMA configuration [all …]
|
12