• Home
Name Date Size #Lines LOC

..--

tests/06-May-2025-743485

KconfigD06-May-20259 KiB282241

MakefileD06-May-20252.2 KiB6138

altera-cvp.cD06-May-202518.9 KiB719509

altera-fpga2sdram.cD06-May-20254.9 KiB175111

altera-freeze-bridge.cD06-May-20256.7 KiB279204

altera-hps2fpga.cD06-May-20255.7 KiB228163

altera-pr-ip-core-plat.cD06-May-20251.2 KiB4729

altera-pr-ip-core.cD06-May-20254.7 KiB202150

altera-ps-spi.cD06-May-20258.2 KiB333245

dfl-afu-dma-region.cD06-May-202510.3 KiB406227

dfl-afu-error.cD06-May-20256.2 KiB250162

dfl-afu-main.cD06-May-202523.2 KiB989715

dfl-afu-region.cD06-May-20254.1 KiB16894

dfl-afu.hD06-May-20253.2 KiB11052

dfl-fme-br.cD06-May-20252.5 KiB11072

dfl-fme-error.cD06-May-20259.6 KiB378280

dfl-fme-main.cD06-May-202518.9 KiB763574

dfl-fme-mgr.cD06-May-20258.8 KiB322228

dfl-fme-perf.cD06-May-202529.5 KiB1,023760

dfl-fme-pr.cD06-May-202511.4 KiB479305

dfl-fme-pr.hD06-May-20252 KiB8528

dfl-fme-region.cD06-May-20252.1 KiB8957

dfl-fme.hD06-May-20251.3 KiB4516

dfl-n3000-nios.cD06-May-202517.7 KiB589412

dfl-pci.cD06-May-202511.7 KiB455322

dfl.cD06-May-202549.6 KiB2,0381,328

dfl.hD06-May-202517.4 KiB566342

fpga-bridge.cD06-May-202510.5 KiB447258

fpga-mgr.cD06-May-202525.7 KiB1,011611

fpga-region.cD06-May-20257.6 KiB323198

ice40-spi.cD06-May-20255.3 KiB212155

intel-m10-bmc-sec-update.cD06-May-202519.6 KiB776609

lattice-sysconfig-spi.cD06-May-20253.8 KiB154111

lattice-sysconfig.cD06-May-20258.7 KiB398295

lattice-sysconfig.hD06-May-20251.4 KiB4031

machxo2-spi.cD06-May-20259.3 KiB406332

microchip-spi.cD06-May-20259.7 KiB413309

of-fpga-region.cD06-May-202512.1 KiB485289

socfpga-a10.cD06-May-202515.1 KiB552372

socfpga.cD06-May-202516.7 KiB598412

stratix10-soc.cD06-May-202511.8 KiB504351

ts73xx-fpga.cD06-May-20253.4 KiB13398

versal-fpga.cD06-May-20252 KiB8163

xilinx-pr-decoupler.cD06-May-20254.3 KiB187138

xilinx-spi.cD06-May-20256.4 KiB277193

zynq-fpga.cD06-May-202517.1 KiB660435

zynqmp-fpga.cD06-May-20253.2 KiB145103