Home
last modified time | relevance | path

Searched defs:dpp (Results 1 – 25 of 64) sorted by relevance

123

/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_dpp_cm.c53 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_enable_cm_block() local
70 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_degamma_ram_inuse() local
93 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_program_degamma_lut() local
138 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_set_degamma() local
162 struct dcn20_dpp *dpp, in program_gamut_remap()
217 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_cm_set_gamut_remap() local
243 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_program_input_csc() local
314 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp20_power_on_blnd_lut() local
325 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp20_configure_blnd_lut() local
340 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp20_program_blnd_pwl() local
[all …]
Ddcn20_dpp.c54 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp20_read_state() local
79 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_power_on_obuf() local
103 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_cnv_setup() local
318 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_cnv_set_alpha_keyer() local
342 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_set_cursor_attributes() local
367 struct dpp *dpp, in oppn20_dummy_program_regamma_pwl()
404 struct dcn20_dpp *dpp, in dpp2_construct()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_dpp_cm.c53 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_enable_cm_block() local
70 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_degamma_ram_inuse() local
93 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_program_degamma_lut() local
138 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_set_degamma() local
162 struct dcn20_dpp *dpp, in program_gamut_remap()
217 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_cm_set_gamut_remap() local
243 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_program_input_csc() local
314 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp20_power_on_blnd_lut() local
325 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp20_configure_blnd_lut() local
340 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp20_program_blnd_pwl() local
[all …]
Ddcn20_dpp.c54 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp20_read_state() local
79 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_power_on_obuf() local
103 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_cnv_setup() local
257 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_cnv_set_bias_scale() local
328 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_cnv_set_alpha_keyer() local
352 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp2_set_cursor_attributes() local
377 struct dpp *dpp, in oppn20_dummy_program_regamma_pwl()
414 struct dcn20_dpp *dpp, in dpp2_construct()
Ddcn20_hwseq.c570 struct dpp *dpp = pipe_ctx->plane_res.dpp; in dcn20_plane_atomic_disable() local
1377 struct dpp *dpp = pipe_ctx->plane_res.dpp; in dcn20_update_dchubp_dpp() local
2464 struct dpp *dpp = res_pool->dpps[i]; in dcn20_fpga_init_hw() local
2484 struct dpp *dpp = dc->res_pool->dpps[i]; in dcn20_fpga_init_hw() local
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_dpp_cm.c92 struct dcn10_dpp *dpp, in program_gamut_remap()
164 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_set_gamut_remap() local
185 struct dcn10_dpp *dpp, in dpp1_cm_program_color_matrix()
243 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_set_output_csc_default() local
257 struct dcn10_dpp *dpp, in dpp1_cm_get_reg_field()
284 struct dcn10_dpp *dpp, in dpp1_cm_get_degamma_reg_field()
313 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_set_output_csc_adjustment() local
321 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_power_on_regamma_lut() local
333 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_program_regamma_lut() local
354 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_configure_regamma_lut() local
[all …]
Ddcn10_dpp.c97 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp_read_state() local
125 struct dpp *dpp, in dpp1_get_optimal_number_of_taps()
190 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp_reset() local
206 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_set_regamma_pwl() local
263 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_set_degamma_format_float() local
288 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cnv_setup() local
415 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_set_cursor_attributes() local
438 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_set_cursor_position() local
493 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cnv_set_optional_cursor_attributes() local
506 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_dppclk_control() local
[all …]
Ddcn10_dpp_dscl.c161 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_power_on_dscl() local
180 struct dcn10_dpp *dpp, in dpp1_dscl_set_lb()
241 struct dcn10_dpp *dpp, in dpp1_dscl_set_scaler_filter()
279 struct dcn10_dpp *dpp, in dpp1_dscl_set_scl_filter()
459 static enum lb_memory_config dpp1_dscl_find_lb_memory_config(struct dcn10_dpp *dpp, in dpp1_dscl_find_lb_memory_config()
511 struct dcn10_dpp *dpp, const struct scaler_data *data) in dpp1_dscl_set_manual_ratio_init()
587 static void dpp1_dscl_set_recout(struct dcn10_dpp *dpp, in dpp1_dscl_set_recout()
617 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_dscl_set_scaler_manual_scale() local
Ddcn10_hw_sequencer.c299 struct dpp *dpp = pool->dpps[i]; in dcn10_log_hw_state() local
1227 struct dpp *dpp, in dcn10_plane_atomic_power_down()
1262 struct dpp *dpp = pipe_ctx->plane_res.dpp; in dcn10_plane_atomic_disable() local
1377 struct dpp *dpp = dc->res_pool->dpps[i]; in dcn10_init_pipes() local
1833 struct dpp *dpp = pipe_ctx->plane_res.dpp; in dcn10_set_output_transfer_func() local
2567 static void dcn10_update_dpp(struct dpp *dpp, struct dc_plane_state *plane_state) in dcn10_update_dpp()
2694 struct dpp *dpp = pipe_ctx->plane_res.dpp; in dcn10_update_dchubp_dpp() local
3402 struct dpp *dpp = pipe_ctx->plane_res.dpp; in dcn10_set_cursor_position() local
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_dpp_cm.c92 struct dcn10_dpp *dpp, in program_gamut_remap()
164 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_set_gamut_remap() local
185 struct dcn10_dpp *dpp, in dpp1_cm_program_color_matrix()
243 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_set_output_csc_default() local
257 struct dcn10_dpp *dpp, in dpp1_cm_get_reg_field()
284 struct dcn10_dpp *dpp, in dpp1_cm_get_degamma_reg_field()
313 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_set_output_csc_adjustment() local
321 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_power_on_regamma_lut() local
333 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_program_regamma_lut() local
354 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_configure_regamma_lut() local
[all …]
Ddcn10_dpp.c97 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp_read_state() local
123 void dpp_set_gamut_remap_bypass(struct dcn10_dpp *dpp) in dpp_set_gamut_remap_bypass()
133 struct dpp *dpp, in dpp1_get_optimal_number_of_taps()
198 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp_reset() local
214 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cm_set_regamma_pwl() local
270 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_set_degamma_format_float() local
295 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cnv_setup() local
421 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_set_cursor_attributes() local
444 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_set_cursor_position() local
483 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_cnv_set_optional_cursor_attributes() local
[all …]
Ddcn10_dpp_dscl.c89 struct dcn10_dpp *dpp, in dpp1_dscl_set_overscan()
117 struct dcn10_dpp *dpp, const struct scaler_data *data) in dpp1_dscl_set_otg_blank()
202 struct dcn10_dpp *dpp, in dpp1_dscl_set_lb()
259 struct dcn10_dpp *dpp, in dpp1_dscl_set_scaler_filter()
297 struct dcn10_dpp *dpp, in dpp1_dscl_set_scl_filter()
477 static enum lb_memory_config dpp1_dscl_find_lb_memory_config(struct dcn10_dpp *dpp, in dpp1_dscl_find_lb_memory_config()
532 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_dscl_set_scaler_auto_scale() local
581 struct dcn10_dpp *dpp, const struct scaler_data *data) in dpp1_dscl_set_manual_ratio_init()
645 struct dcn10_dpp *dpp, const struct rect *recout) in dpp1_dscl_set_recout()
671 struct dcn10_dpp *dpp = TO_DCN10_DPP(dpp_base); in dpp1_dscl_set_scaler_manual_scale() local
Ddcn10_hw_sequencer.c287 struct dpp *dpp = pool->dpps[i]; in dcn10_log_hw_state() local
1078 struct dpp *dpp, in dcn10_plane_atomic_power_down()
1109 struct dpp *dpp = pipe_ctx->plane_res.dpp; in dcn10_plane_atomic_disable() local
1208 struct dpp *dpp = dc->res_pool->dpps[i]; in dcn10_init_pipes() local
1670 struct dpp *dpp = pipe_ctx->plane_res.dpp; in dcn10_set_output_transfer_func() local
2349 static void dcn10_update_dpp(struct dpp *dpp, struct dc_plane_state *plane_state) in dcn10_update_dpp()
2475 struct dpp *dpp = pipe_ctx->plane_res.dpp; in dcn10_update_dchubp_dpp() local
3385 struct dpp *dpp = pipe_ctx->plane_res.dpp; in dcn10_set_cursor_position() local
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dpp.c46 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp30_read_state() local
60 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_program_post_csc() local
130 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_set_pre_degam() local
178 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_cnv_setup() local
356 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_set_cursor_attributes() local
386 struct dpp *dpp, in dpp3_get_optimal_number_of_taps()
490 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_deferred_update() local
538 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_power_on_blnd_lut() local
558 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_power_on_hdr3dlut() local
575 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_power_on_shaper() local
[all …]
Ddcn30_dpp_cm.c46 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_enable_cm_block() local
62 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp30_get_gamcor_current() local
87 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_program_gammcor_lut() local
133 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_power_on_gamcor_lut() local
152 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_program_cm_dealpha() local
163 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_program_cm_bias() local
172 struct dcn3_dpp *dpp, in dpp3_gamcor_reg_field()
208 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_configure_gamcor_lut() local
223 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_program_gamcor_lut() local
311 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_set_hdr_multiplier() local
[all …]
Ddcn30_dpp.h30 #define TO_DCN30_DPP(dpp)\ argument
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dpp.c47 struct dcn20_dpp *dpp = TO_DCN20_DPP(dpp_base); in dpp30_read_state() local
61 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_program_post_csc() local
131 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_set_pre_degam() local
179 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_cnv_setup() local
353 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_set_cursor_attributes() local
379 struct dpp *dpp, in dpp3_get_optimal_number_of_taps()
490 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_cnv_set_bias_scale() local
504 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_power_on_blnd_lut() local
515 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_configure_blnd_lut() local
530 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_program_blnd_pwl() local
[all …]
Ddcn30_dpp_cm.c46 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_enable_cm_block() local
62 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp30_get_gamcor_current() local
90 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_program_gammcor_lut() local
137 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_power_on_gamcor_lut() local
154 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_program_cm_dealpha() local
165 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_program_cm_bias() local
174 struct dcn3_dpp *dpp, in dpp3_gamcor_reg_field()
210 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_configure_gamcor_lut() local
225 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_program_gamcor_lut() local
311 struct dcn3_dpp *dpp = TO_DCN30_DPP(dpp_base); in dpp3_set_hdr_multiplier() local
[all …]
Ddcn30_dpp.h30 #define TO_DCN30_DPP(dpp)\ argument
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/inc/hw/
Ddpp.h44 struct dpp { struct
45 const struct dpp_funcs *funcs; argument
54 struct dpp_caps *caps; argument
57 struct dpp_cursor_attributes cur_attr; argument
63 struct cursor_position_cache_dpp pos; argument
64 struct cursor_attribute_cache_dpp att; argument
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/inc/hw/
Ddpp.h32 struct dpp { struct
33 const struct dpp_funcs *funcs; argument
36 struct dpp_caps *caps; argument
39 struct dpp_cursor_attributes cur_attr; argument
45 struct dpp_input_csc_matrix { argument
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn201/
Ddcn201_dpp.c52 struct dcn201_dpp *dpp = TO_DCN201_DPP(dpp_base); in dpp201_cnv_setup() local
184 struct dpp *dpp, in dpp201_get_optimal_number_of_taps()
286 struct dcn201_dpp *dpp, in dpp201_construct()
Ddcn201_hwseq.c285 struct dpp *dpp = res_pool->dpps[i]; in dcn201_init_hw() local
305 struct dpp *dpp = res_pool->dpps[i]; in dcn201_init_hw() local
Ddcn201_dpp.h30 #define TO_DCN201_DPP(dpp)\ argument
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn32/
Ddcn32_dpp.c146 struct dcn3_dpp *dpp, in dpp32_construct()

123