| /kernel/linux/linux-6.6/arch/powerpc/crypto/ |
| D | aes-gcm-p10.S | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 # Accelerated AES-GCM stitched implementation for ppc64le. 5 # Copyright 2022- IBM Inc. All rights reserved 22 # Hash keys = v3 - v14 29 # v31 - counter 1 32 # vs0 - vs14 for round keys 35 # This implementation uses stitched AES-GCM approach to improve overall performance. 48 # v15 - v18 - input states 49 # vs1 - vs9 - round keys 52 xxlor 19+32, 1, 1 [all …]
|
| D | chacha-p10le-8x.S | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 5 # Copyright 2023- IBM Corp. All rights reserved 43 #include <asm/asm-offsets.h> 44 #include <asm/asm-compat.h> 79 mflr 0 80 std 0, 16(1) 81 stdu 1,-752(1) 88 SAVE_GPR 19, 152, 1 103 SAVE_VRS 20, 0, 9 121 SAVE_VSX 19, 272, 9 [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/display/ |
| D | drm_dsc_helper.c | 1 // SPDX-License-Identifier: MIT 34 * drm_dsc_dp_pps_header_init() - Initializes the PPS Header 46 memset(pps_header, 0, sizeof(*pps_header)); in drm_dsc_dp_pps_header_init() 48 pps_header->HB1 = DP_SDP_PPS; in drm_dsc_dp_pps_header_init() 49 pps_header->HB2 = DP_SDP_PPS_HEADER_PAYLOAD_BYTES_MINUS_1; in drm_dsc_dp_pps_header_init() 54 * drm_dsc_dp_rc_buffer_size - get rc buffer size in bytes 56 * @rc_buffer_size: number of blocks - 1, according to DPCD offset 63h 59 * buffer size in bytes, or 0 on invalid input 75 return 0; in drm_dsc_dp_rc_buffer_size() 81 * drm_dsc_pps_payload_pack() - Populates the DSC PPS [all …]
|
| /kernel/linux/linux-6.6/arch/alpha/include/asm/ |
| D | xor.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * include/asm-alpha/xor.h 5 * Optimized RAID-5 checksumming functions for alpha EV5 and EV6 51 .prologue 0 \n\ 55 ldq $0,0($17) \n\ 56 ldq $1,0($18) \n\ 65 ldq $19,32($17) \n\ 73 xor $0,$1,$0 # 7 cycles from $1 load \n\ 77 stq $0,0($17) \n\ 83 xor $19,$20,$19 \n\ [all …]
|
| /kernel/linux/linux-5.10/arch/alpha/include/asm/ |
| D | xor.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * include/asm-alpha/xor.h 5 * Optimized RAID-5 checksumming functions for alpha EV5 and EV6 32 .prologue 0 \n\ 36 ldq $0,0($17) \n\ 37 ldq $1,0($18) \n\ 46 ldq $19,32($17) \n\ 54 xor $0,$1,$0 # 7 cycles from $1 load \n\ 58 stq $0,0($17) \n\ 64 xor $19,$20,$19 \n\ [all …]
|
| /kernel/linux/linux-6.6/lib/zstd/compress/ |
| D | clevels.h | 5 * This source code is licensed under both the BSD-style license (found in the 8 * You may select, at your option, one of the above-listed licenses. 17 /*-===== Pre-defined compression levels =====-*/ 24 { /* "default" - for any srcSize > 256 KB */ 26 { 19, 12, 13, 1, 6, 1, ZSTD_fast }, /* base for negative levels */ 27 { 19, 13, 14, 1, 7, 0, ZSTD_fast }, /* level 1 */ 28 { 20, 15, 16, 1, 6, 0, ZSTD_fast }, /* level 2 */ 29 { 21, 16, 17, 1, 5, 0, ZSTD_dfast }, /* level 3 */ 30 { 21, 18, 18, 1, 5, 0, ZSTD_dfast }, /* level 4 */ 31 { 21, 18, 19, 3, 5, 2, ZSTD_greedy }, /* level 5 */ [all …]
|
| /kernel/linux/linux-5.10/arch/arm64/crypto/ |
| D | sha512-ce-core.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 3 * sha512-ce-core.S - core SHA-384/SHA-512 transform using v8 Crypto Extensions 15 .irp b,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19 21 .inst 0xce608000 | .L\rd | (.L\rn << 5) | (.L\rm << 16) 25 .inst 0xce608400 | .L\rd | (.L\rn << 5) | (.L\rm << 16) 29 .inst 0xcec08000 | .L\rd | (.L\rn << 5) 33 .inst 0xce608800 | .L\rd | (.L\rn << 5) | (.L\rm << 16) 37 * The SHA-512 round constants 42 .quad 0x428a2f98d728ae22, 0x7137449123ef65cd 43 .quad 0xb5c0fbcfec4d3b2f, 0xe9b5dba58189dbbc [all …]
|
| D | sha2-ce-core.S | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * sha2-ce-core.S - core SHA-224/SHA-256 transform using v8 Crypto Extensions 12 .arch armv8-a+crypto 51 * The SHA-256 round constants 56 .word 0x428a2f98, 0x71374491, 0xb5c0fbcf, 0xe9b5dba5 57 .word 0x3956c25b, 0x59f111f1, 0x923f82a4, 0xab1c5ed5 58 .word 0xd807aa98, 0x12835b01, 0x243185be, 0x550c7dc3 59 .word 0x72be5d74, 0x80deb1fe, 0x9bdc06a7, 0xc19bf174 60 .word 0xe49b69c1, 0xefbe4786, 0x0fc19dc6, 0x240ca1cc 61 .word 0x2de92c6f, 0x4a7484aa, 0x5cb0a9dc, 0x76f988da [all …]
|
| /kernel/linux/linux-6.6/arch/arm64/crypto/ |
| D | sha512-ce-core.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 3 * sha512-ce-core.S - core SHA-384/SHA-512 transform using v8 Crypto Extensions 15 .irp b,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19 21 .inst 0xce608000 | .L\rd | (.L\rn << 5) | (.L\rm << 16) 25 .inst 0xce608400 | .L\rd | (.L\rn << 5) | (.L\rm << 16) 29 .inst 0xcec08000 | .L\rd | (.L\rn << 5) 33 .inst 0xce608800 | .L\rd | (.L\rn << 5) | (.L\rm << 16) 37 * The SHA-512 round constants 42 .quad 0x428a2f98d728ae22, 0x7137449123ef65cd 43 .quad 0xb5c0fbcfec4d3b2f, 0xe9b5dba58189dbbc [all …]
|
| D | sha2-ce-core.S | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * sha2-ce-core.S - core SHA-224/SHA-256 transform using v8 Crypto Extensions 12 .arch armv8-a+crypto 51 * The SHA-256 round constants 56 .word 0x428a2f98, 0x71374491, 0xb5c0fbcf, 0xe9b5dba5 57 .word 0x3956c25b, 0x59f111f1, 0x923f82a4, 0xab1c5ed5 58 .word 0xd807aa98, 0x12835b01, 0x243185be, 0x550c7dc3 59 .word 0x72be5d74, 0x80deb1fe, 0x9bdc06a7, 0xc19bf174 60 .word 0xe49b69c1, 0xefbe4786, 0x0fc19dc6, 0x240ca1cc 61 .word 0x2de92c6f, 0x4a7484aa, 0x5cb0a9dc, 0x76f988da [all …]
|
| /kernel/linux/linux-6.6/include/dt-bindings/memory/ |
| D | mt8195-memory-port.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 9 #include <dt-bindings/memory/mtk-memory-port.h> 13 * 0 ~ 4G; 4G ~ 8G; 8G ~ 12G; 12G ~ 16G, we could adjust these masters 20 * modules dma-address-region larbs-ports 21 * disp 0 ~ 4G larb0/1/2/3 25 * CCU0 0x24000_0000 ~ 0x243ff_ffff larb18: port 0/1 26 * CCU1 0x24400_0000 ~ 0x247ff_ffff larb18: port 2/3 29 * iommu-vdo: larb0/2/5/7/9/10/11/13/17/19/21/24/25/28 30 * iommu-vpp: larb1/3/4/6/8/12/14/16/18/20/22/23/26/27 35 #define M4U_PORT_L0_DISP_RDMA0 MTK_M4U_ID(0, 0) [all …]
|
| /kernel/linux/linux-5.10/arch/alpha/lib/ |
| D | csum_ipv6_magic.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 20 .frame $30,0,$26,0 22 .prologue 0 24 ldq_u $0,0($16) # e0 : load src & dst addr words 35 ldq_u $2,0($17) # .. e1 : 39 extql $0,$16,$0 # e0 : 45 or $0,$21,$0 # .. e1 : 1st src word complete 47 addq $20,$0,$20 # .. e1 : begin summing the words 50 cmpult $20,$0,$0 # .. e1 : 64 extwh $19,7,$7 # e0 : [all …]
|
| D | ev6-csum_ipv6_magic.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 3 * arch/alpha/lib/ev6-csum_ipv6_magic.S 4 * 21264 version contributed by Rick Gorton <rick.gorton@alpha-processor.com> 15 * ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library.html 17 * E - either cluster 18 * U - upper subcluster; U0 - subcluster U0; U1 - subcluster U1 19 * L - lower subcluster; L0 - subcluster L0; L1 - subcluster L1 29 * Swap <proto> (takes form 0xaabb) 31 * 0xbbaa0000 00000000 32 * Then turn it back into a sign extended 32-bit item [all …]
|
| /kernel/linux/linux-6.6/arch/alpha/lib/ |
| D | csum_ipv6_magic.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 20 .frame $30,0,$26,0 22 .prologue 0 24 ldq_u $0,0($16) # e0 : load src & dst addr words 35 ldq_u $2,0($17) # .. e1 : 39 extql $0,$16,$0 # e0 : 45 or $0,$21,$0 # .. e1 : 1st src word complete 47 addq $20,$0,$20 # .. e1 : begin summing the words 50 cmpult $20,$0,$0 # .. e1 : 64 extwh $19,7,$7 # e0 : [all …]
|
| D | ev6-csum_ipv6_magic.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 3 * arch/alpha/lib/ev6-csum_ipv6_magic.S 4 * 21264 version contributed by Rick Gorton <rick.gorton@alpha-processor.com> 15 * ftp.digital.com/pub/Digital/info/semiconductor/literature/dsc-library.html 17 * E - either cluster 18 * U - upper subcluster; U0 - subcluster U0; U1 - subcluster U1 19 * L - lower subcluster; L0 - subcluster L0; L1 - subcluster L1 29 * Swap <proto> (takes form 0xaabb) 31 * 0xbbaa0000 00000000 32 * Then turn it back into a sign extended 32-bit item [all …]
|
| /kernel/linux/linux-5.10/drivers/edac/ |
| D | ppc4xx_edac.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 20 #define PPC_REG_VAL(bit, val) ((val) << ((PPC_REG_BITS - 1) - (bit))) 21 #define PPC_REG_DECODE(bit, val) ((val) >> ((PPC_REG_BITS - 1) - (bit))) 27 #define SDRAM_BESR 0x00 /* Error status (read/clear) */ 28 #define SDRAM_BESRT 0x01 /* Error statuss (test/set) */ 29 #define SDRAM_BEARL 0x02 /* Error address low */ 30 #define SDRAM_BEARH 0x03 /* Error address high */ 31 #define SDRAM_WMIRQ 0x06 /* Write master (read/clear) */ 32 #define SDRAM_WMIRQT 0x07 /* Write master (test/set) */ 33 #define SDRAM_MCOPT1 0x20 /* Controller options 1 */ [all …]
|
| /kernel/linux/linux-6.6/drivers/edac/ |
| D | ppc4xx_edac.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 20 #define PPC_REG_VAL(bit, val) ((val) << ((PPC_REG_BITS - 1) - (bit))) 21 #define PPC_REG_DECODE(bit, val) ((val) >> ((PPC_REG_BITS - 1) - (bit))) 27 #define SDRAM_BESR 0x00 /* Error status (read/clear) */ 28 #define SDRAM_BESRT 0x01 /* Error statuss (test/set) */ 29 #define SDRAM_BEARL 0x02 /* Error address low */ 30 #define SDRAM_BEARH 0x03 /* Error address high */ 31 #define SDRAM_WMIRQ 0x06 /* Write master (read/clear) */ 32 #define SDRAM_WMIRQT 0x07 /* Write master (test/set) */ 33 #define SDRAM_MCOPT1 0x20 /* Controller options 1 */ [all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/ |
| D | intel_vdsc.c | 1 // SPDX-License-Identifier: MIT 15 ROW_INDEX_6BPP = 0, 24 COLUMN_INDEX_8BPC = 0, 57 { 0, 4, 0 }, { 1, 6, -2 }, { 3, 8, -2 }, { 4, 8, -4 }, 58 { 5, 9, -6 }, { 5, 9, -6 }, { 6, 9, -6 }, { 6, 10, -8 }, 59 { 7, 11, -8 }, { 8, 12, -10 }, { 9, 12, -10 }, { 10, 12, -12 }, 60 { 10, 12, -12 }, { 11, 12, -12 }, { 13, 14, -12 } 65 { 0, 8, 0 }, { 3, 10, -2 }, { 7, 12, -2 }, { 8, 12, -4 }, 66 { 9, 13, -6 }, { 9, 13, -6 }, { 10, 13, -6 }, { 10, 14, -8 }, 67 { 11, 15, -8 }, { 12, 16, -10 }, { 13, 16, -10 }, [all …]
|
| /kernel/linux/linux-6.6/arch/arm/mach-rpc/ |
| D | irq.c | 1 // SPDX-License-Identifier: GPL-2.0 12 #define STAT 0x00 13 #define REQ 0x04 14 #define CLR 0x04 15 #define MASK 0x08 18 0, 8, 9, 8,10,10,10,10,11,11,11,11,10,10,10,10, 37 0,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16, 38 20,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16, 39 21,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16, 40 21,16,17,16,18,16,17,16,19,16,17,16,18,16,17,16, [all …]
|
| /kernel/linux/linux-6.6/arch/arm64/tools/ |
| D | sysreg | 1 # SPDX-License-Identifier: GPL-2.0-only 44 # NI - Not implemented 45 # IMP - Implemented 51 Sysreg OSDTRRX_EL1 2 0 0 0 2 53 Field 31:0 DTRRX 56 Sysreg MDCCINT_EL1 2 0 0 2 0 60 Res0 28:0 63 Sysreg MDSCR_EL1 2 0 0 2 2 79 Field 19 SC2 88 Field 0 SS [all …]
|
| /kernel/linux/linux-6.6/Documentation/translations/zh_CN/core-api/ |
| D | packing.rst | 1 .. SPDX-License-Identifier: GPL-2.0+ 3 .. include:: ../disclaimer-zh_CN.rst 5 :Original: Documentation/core-api/packing.rst 22 -------- 42 -------- 46 - 将一个CPU可使用的数字打包到内存缓冲区中(具有硬件约束/特殊性)。 47 - 将内存缓冲区(具有硬件约束/特殊性)解压缩为一个CPU可使用的数字。 63 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 64 3 2 1 0 66 也就是说,CPU可使用的u64的MSByte(7)位于内存偏移量0处,而u64的LSByte(0)位于内存偏移量7处。 [all …]
|
| /kernel/linux/linux-6.6/lib/zlib_inflate/ |
| D | inffixed.h | 1 /* inffixed.h -- table for decoding fixed codes 11 {96,7,0},{0,8,80},{0,8,16},{20,8,115},{18,7,31},{0,8,112},{0,8,48}, 12 {0,9,192},{16,7,10},{0,8,96},{0,8,32},{0,9,160},{0,8,0},{0,8,128}, 13 {0,8,64},{0,9,224},{16,7,6},{0,8,88},{0,8,24},{0,9,144},{19,7,59}, 14 {0,8,120},{0,8,56},{0,9,208},{17,7,17},{0,8,104},{0,8,40},{0,9,176}, 15 {0,8,8},{0,8,136},{0,8,72},{0,9,240},{16,7,4},{0,8,84},{0,8,20}, 16 {21,8,227},{19,7,43},{0,8,116},{0,8,52},{0,9,200},{17,7,13},{0,8,100}, 17 {0,8,36},{0,9,168},{0,8,4},{0,8,132},{0,8,68},{0,9,232},{16,7,8}, 18 {0,8,92},{0,8,28},{0,9,152},{20,7,83},{0,8,124},{0,8,60},{0,9,216}, 19 {18,7,23},{0,8,108},{0,8,44},{0,9,184},{0,8,12},{0,8,140},{0,8,76}, [all …]
|
| /kernel/linux/linux-5.10/lib/zlib_inflate/ |
| D | inffixed.h | 1 /* inffixed.h -- table for decoding fixed codes 11 {96,7,0},{0,8,80},{0,8,16},{20,8,115},{18,7,31},{0,8,112},{0,8,48}, 12 {0,9,192},{16,7,10},{0,8,96},{0,8,32},{0,9,160},{0,8,0},{0,8,128}, 13 {0,8,64},{0,9,224},{16,7,6},{0,8,88},{0,8,24},{0,9,144},{19,7,59}, 14 {0,8,120},{0,8,56},{0,9,208},{17,7,17},{0,8,104},{0,8,40},{0,9,176}, 15 {0,8,8},{0,8,136},{0,8,72},{0,9,240},{16,7,4},{0,8,84},{0,8,20}, 16 {21,8,227},{19,7,43},{0,8,116},{0,8,52},{0,9,200},{17,7,13},{0,8,100}, 17 {0,8,36},{0,9,168},{0,8,4},{0,8,132},{0,8,68},{0,9,232},{16,7,8}, 18 {0,8,92},{0,8,28},{0,9,152},{20,7,83},{0,8,124},{0,8,60},{0,9,216}, 19 {18,7,23},{0,8,108},{0,8,44},{0,9,184},{0,8,12},{0,8,140},{0,8,76}, [all …]
|
| /kernel/linux/linux-6.6/arch/alpha/kernel/ |
| D | entry.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 5 * Kernel entry-points. 8 #include <asm/asm-offsets.h> 35 .size \func, . - \func 39 * This defines the normal kernel pt-regs layout. 41 * regs 9-15 preserved by C code 42 * regs 16-18 saved by PAL-code 43 * regs 29-30 saved and set up by PAL-code 44 * JRP - Save regs 16-18 in a special area of the stack, so that 45 * the palcode-provided values are available to the signal handler. [all …]
|
| /kernel/linux/linux-5.10/arch/alpha/kernel/ |
| D | entry.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 5 * Kernel entry-points. 8 #include <asm/asm-offsets.h> 39 .size \func, . - \func 43 * This defines the normal kernel pt-regs layout. 45 * regs 9-15 preserved by C code 46 * regs 16-18 saved by PAL-code 47 * regs 29-30 saved and set up by PAL-code 48 * JRP - Save regs 16-18 in a special area of the stack, so that 49 * the palcode-provided values are available to the signal handler. [all …]
|