| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | tegra124-nyan-blaze-emc.dtsi | 78 nvidia,emc-auto-cal-config = <0xa1430000>; 79 nvidia,emc-auto-cal-config2 = <0x00000000>; 80 nvidia,emc-auto-cal-config3 = <0x00000000>; 81 nvidia,emc-auto-cal-interval = <0x001fffff>; 82 nvidia,emc-bgbias-ctl0 = <0x00000008>; 83 nvidia,emc-cfg = <0x73240000>; 84 nvidia,emc-cfg-2 = <0x000008c5>; 85 nvidia,emc-ctt-term-ctrl = <0x00000802>; 86 nvidia,emc-mode-1 = <0x80100003>; 87 nvidia,emc-mode-2 = <0x80200008>; [all …]
|
| D | tegra124-nyan-big-emc.dtsi | 229 nvidia,emc-auto-cal-config = <0xa1430000>; 230 nvidia,emc-auto-cal-config2 = <0x00000000>; 231 nvidia,emc-auto-cal-config3 = <0x00000000>; 232 nvidia,emc-auto-cal-interval = <0x001fffff>; 233 nvidia,emc-bgbias-ctl0 = <0x00000008>; 234 nvidia,emc-cfg = <0x73240000>; 235 nvidia,emc-cfg-2 = <0x000008c5>; 236 nvidia,emc-ctt-term-ctrl = <0x00000802>; 237 nvidia,emc-mode-1 = <0x80100003>; 238 nvidia,emc-mode-2 = <0x80200008>; [all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/bus/ |
| D | gf100.c | 32 u32 stat = nvkm_rd32(device, 0x001100) & nvkm_rd32(device, 0x001140); in gf100_bus_intr() 34 if (stat & 0x0000000e) { in gf100_bus_intr() 35 u32 addr = nvkm_rd32(device, 0x009084); in gf100_bus_intr() 36 u32 data = nvkm_rd32(device, 0x009088); in gf100_bus_intr() 40 (addr & 0x00000002) ? "write" : "read", data, in gf100_bus_intr() 41 (addr & 0x00fffffc), in gf100_bus_intr() 42 (stat & 0x00000002) ? "!ENGINE " : "", in gf100_bus_intr() 43 (stat & 0x00000004) ? "IBUS " : "", in gf100_bus_intr() 44 (stat & 0x00000008) ? "TIMEOUT " : ""); in gf100_bus_intr() 46 nvkm_wr32(device, 0x009084, 0x00000000); in gf100_bus_intr() [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/subdev/bus/ |
| D | gf100.c | 32 u32 stat = nvkm_rd32(device, 0x001100) & nvkm_rd32(device, 0x001140); in gf100_bus_intr() 34 if (stat & 0x0000000e) { in gf100_bus_intr() 35 u32 addr = nvkm_rd32(device, 0x009084); in gf100_bus_intr() 36 u32 data = nvkm_rd32(device, 0x009088); in gf100_bus_intr() 40 (addr & 0x00000002) ? "write" : "read", data, in gf100_bus_intr() 41 (addr & 0x00fffffc), in gf100_bus_intr() 42 (stat & 0x00000002) ? "!ENGINE " : "", in gf100_bus_intr() 43 (stat & 0x00000004) ? "PRIVRING " : "", in gf100_bus_intr() 44 (stat & 0x00000008) ? "TIMEOUT " : ""); in gf100_bus_intr() 46 nvkm_wr32(device, 0x009084, 0x00000000); in gf100_bus_intr() [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/nvidia/ |
| D | tegra124-nyan-blaze-emc.dtsi | 92 0x40040001 93 0x8000000a 94 0x00000001 95 0x00000001 96 0x00000002 97 0x00000000 98 0x00000002 99 0x00000001 100 0x00000002 101 0x00000008 [all …]
|
| D | tegra124-nyan-big-emc.dtsi | 263 0x40040001 /* MC_EMEM_ARB_CFG */ 264 0x8000000a /* MC_EMEM_ARB_OUTSTANDING_REQ */ 265 0x00000001 /* MC_EMEM_ARB_TIMING_RCD */ 266 0x00000001 /* MC_EMEM_ARB_TIMING_RP */ 267 0x00000002 /* MC_EMEM_ARB_TIMING_RC */ 268 0x00000000 /* MC_EMEM_ARB_TIMING_RAS */ 269 0x00000002 /* MC_EMEM_ARB_TIMING_FAW */ 270 0x00000001 /* MC_EMEM_ARB_TIMING_RRD */ 271 0x00000002 /* MC_EMEM_ARB_TIMING_RAP2PRE */ 272 0x00000008 /* MC_EMEM_ARB_TIMING_WAP2PRE */ [all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/bif/ |
| D | bif_3_0_sh_mask.h | 26 #define BACO_CNTL__BACO_ANA_ISO_DIS_MASK 0x00000080L 27 #define BACO_CNTL__BACO_ANA_ISO_DIS__SHIFT 0x00000007 28 #define BACO_CNTL__BACO_BCLK_OFF_MASK 0x00000002L 29 #define BACO_CNTL__BACO_BCLK_OFF__SHIFT 0x00000001 30 #define BACO_CNTL__BACO_EN_MASK 0x00000001L 31 #define BACO_CNTL__BACO_EN__SHIFT 0x00000000 32 #define BACO_CNTL__BACO_HANG_PROTECTION_EN_MASK 0x00000020L 33 #define BACO_CNTL__BACO_HANG_PROTECTION_EN__SHIFT 0x00000005 34 #define BACO_CNTL__BACO_ISO_DIS_MASK 0x00000004L 35 #define BACO_CNTL__BACO_ISO_DIS__SHIFT 0x00000002 [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/bif/ |
| D | bif_3_0_sh_mask.h | 26 #define BACO_CNTL__BACO_ANA_ISO_DIS_MASK 0x00000080L 27 #define BACO_CNTL__BACO_ANA_ISO_DIS__SHIFT 0x00000007 28 #define BACO_CNTL__BACO_BCLK_OFF_MASK 0x00000002L 29 #define BACO_CNTL__BACO_BCLK_OFF__SHIFT 0x00000001 30 #define BACO_CNTL__BACO_EN_MASK 0x00000001L 31 #define BACO_CNTL__BACO_EN__SHIFT 0x00000000 32 #define BACO_CNTL__BACO_HANG_PROTECTION_EN_MASK 0x00000020L 33 #define BACO_CNTL__BACO_HANG_PROTECTION_EN__SHIFT 0x00000005 34 #define BACO_CNTL__BACO_ISO_DIS_MASK 0x00000004L 35 #define BACO_CNTL__BACO_ISO_DIS__SHIFT 0x00000002 [all …]
|
| /kernel/linux/linux-6.6/drivers/net/wireless/ath/ath5k/ |
| D | rfbuffer.h | 108 AR5K_RF_TURBO = 0, 165 #define AR5K_RF5111_RF_TURBO { 1, 3, 0 } 168 #define AR5K_RF5111_OB_2GHZ { 3, 119, 0 } 169 #define AR5K_RF5111_DB_2GHZ { 3, 122, 0 } 171 #define AR5K_RF5111_OB_5GHZ { 3, 104, 0 } 172 #define AR5K_RF5111_DB_5GHZ { 3, 107, 0 } 174 #define AR5K_RF5111_PWD_XPD { 1, 95, 0 } 175 #define AR5K_RF5111_XPD_GAIN { 4, 96, 0 } 181 #define AR5K_RF5111_GAIN_I { 6, 29, 0 } 182 #define AR5K_RF5111_PLO_SEL { 1, 4, 0 } [all …]
|
| /kernel/linux/linux-5.10/drivers/net/wireless/ath/ath5k/ |
| D | rfbuffer.h | 108 AR5K_RF_TURBO = 0, 165 #define AR5K_RF5111_RF_TURBO { 1, 3, 0 } 168 #define AR5K_RF5111_OB_2GHZ { 3, 119, 0 } 169 #define AR5K_RF5111_DB_2GHZ { 3, 122, 0 } 171 #define AR5K_RF5111_OB_5GHZ { 3, 104, 0 } 172 #define AR5K_RF5111_DB_5GHZ { 3, 107, 0 } 174 #define AR5K_RF5111_PWD_XPD { 1, 95, 0 } 175 #define AR5K_RF5111_XPD_GAIN { 4, 96, 0 } 181 #define AR5K_RF5111_GAIN_I { 6, 29, 0 } 182 #define AR5K_RF5111_PLO_SEL { 1, 4, 0 } [all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_4_0_sh_mask.h | 26 #define UVD_CGC_CTRL2__DYN_OCLK_RAMP_EN_MASK 0x00000001L 27 #define UVD_CGC_CTRL2__DYN_OCLK_RAMP_EN__SHIFT 0x00000000 28 #define UVD_CGC_CTRL2__DYN_RCLK_RAMP_EN_MASK 0x00000002L 29 #define UVD_CGC_CTRL2__DYN_RCLK_RAMP_EN__SHIFT 0x00000001 30 #define UVD_CGC_CTRL2__GATER_DIV_ID_MASK 0x0000001cL 31 #define UVD_CGC_CTRL2__GATER_DIV_ID__SHIFT 0x00000002 32 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK 0x0000003cL 33 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT 0x00000002 34 #define UVD_CGC_CTRL__CLK_OFF_DELAY_MASK 0x000007c0L 35 #define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT 0x00000006 [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_4_0_sh_mask.h | 26 #define UVD_CGC_CTRL2__DYN_OCLK_RAMP_EN_MASK 0x00000001L 27 #define UVD_CGC_CTRL2__DYN_OCLK_RAMP_EN__SHIFT 0x00000000 28 #define UVD_CGC_CTRL2__DYN_RCLK_RAMP_EN_MASK 0x00000002L 29 #define UVD_CGC_CTRL2__DYN_RCLK_RAMP_EN__SHIFT 0x00000001 30 #define UVD_CGC_CTRL2__GATER_DIV_ID_MASK 0x0000001cL 31 #define UVD_CGC_CTRL2__GATER_DIV_ID__SHIFT 0x00000002 32 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK 0x0000003cL 33 #define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT 0x00000002 34 #define UVD_CGC_CTRL__CLK_OFF_DELAY_MASK 0x000007c0L 35 #define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT 0x00000006 [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| D | gfx_6_0_sh_mask.h | 26 #define BCI_DEBUG_READ__DATA_MASK 0x00ffffffL 27 #define BCI_DEBUG_READ__DATA__SHIFT 0x00000000 28 #define CB_BLEND0_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L 29 #define CB_BLEND0_CONTROL__ALPHA_COMB_FCN__SHIFT 0x00000015 30 #define CB_BLEND0_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L 31 #define CB_BLEND0_CONTROL__ALPHA_DESTBLEND__SHIFT 0x00000018 32 #define CB_BLEND0_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L 33 #define CB_BLEND0_CONTROL__ALPHA_SRCBLEND__SHIFT 0x00000010 34 #define CB_BLEND0_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L 35 #define CB_BLEND0_CONTROL__COLOR_COMB_FCN__SHIFT 0x00000005 [all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| D | gfx_6_0_sh_mask.h | 26 #define BCI_DEBUG_READ__DATA_MASK 0x00ffffffL 27 #define BCI_DEBUG_READ__DATA__SHIFT 0x00000000 28 #define CB_BLEND0_CONTROL__ALPHA_COMB_FCN_MASK 0x00e00000L 29 #define CB_BLEND0_CONTROL__ALPHA_COMB_FCN__SHIFT 0x00000015 30 #define CB_BLEND0_CONTROL__ALPHA_DESTBLEND_MASK 0x1f000000L 31 #define CB_BLEND0_CONTROL__ALPHA_DESTBLEND__SHIFT 0x00000018 32 #define CB_BLEND0_CONTROL__ALPHA_SRCBLEND_MASK 0x001f0000L 33 #define CB_BLEND0_CONTROL__ALPHA_SRCBLEND__SHIFT 0x00000010 34 #define CB_BLEND0_CONTROL__COLOR_COMB_FCN_MASK 0x000000e0L 35 #define CB_BLEND0_CONTROL__COLOR_COMB_FCN__SHIFT 0x00000005 [all …]
|
| /kernel/linux/linux-5.10/drivers/staging/rtl8188eu/hal/ |
| D | mac_cfg.c | 14 0x026, 0x00000041, 15 0x027, 0x00000035, 16 0x428, 0x0000000A, 17 0x429, 0x00000010, 18 0x430, 0x00000000, 19 0x431, 0x00000001, 20 0x432, 0x00000002, 21 0x433, 0x00000004, 22 0x434, 0x00000005, 23 0x435, 0x00000006, [all …]
|
| /kernel/linux/linux-6.6/drivers/bcma/ |
| D | scan.h | 5 #define BCMA_ADDR_BASE 0x18000000 6 #define BCMA_WRAP_BASE 0x18100000 8 #define SCAN_ER_VALID 0x00000001 9 #define SCAN_ER_TAGX 0x00000006 /* we have to ignore 0x8 bit when checking tag for SCAN_ER_TAG_ADD… 10 #define SCAN_ER_TAG 0x0000000E 11 #define SCAN_ER_TAG_CI 0x00000000 12 #define SCAN_ER_TAG_MP 0x00000002 13 #define SCAN_ER_TAG_ADDR 0x00000004 14 #define SCAN_ER_TAG_END 0x0000000E 15 #define SCAN_ER_BAD 0xFFFFFFFF [all …]
|
| /kernel/linux/linux-5.10/drivers/bcma/ |
| D | scan.h | 5 #define BCMA_ADDR_BASE 0x18000000 6 #define BCMA_WRAP_BASE 0x18100000 8 #define SCAN_ER_VALID 0x00000001 9 #define SCAN_ER_TAGX 0x00000006 /* we have to ignore 0x8 bit when checking tag for SCAN_ER_TAG_ADD… 10 #define SCAN_ER_TAG 0x0000000E 11 #define SCAN_ER_TAG_CI 0x00000000 12 #define SCAN_ER_TAG_MP 0x00000002 13 #define SCAN_ER_TAG_ADDR 0x00000004 14 #define SCAN_ER_TAG_END 0x0000000E 15 #define SCAN_ER_BAD 0xFFFFFFFF [all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/gmc/ |
| D | gmc_6_0_sh_mask.h | 26 #define ATC_ATS_CNTL__CREDITS_ATS_RPB_MASK 0x00003f00L 27 #define ATC_ATS_CNTL__CREDITS_ATS_RPB__SHIFT 0x00000008 28 #define ATC_ATS_CNTL__DEBUG_ECO_MASK 0x000f0000L 29 #define ATC_ATS_CNTL__DEBUG_ECO__SHIFT 0x00000010 30 #define ATC_ATS_CNTL__DISABLE_ATC_MASK 0x00000001L 31 #define ATC_ATS_CNTL__DISABLE_ATC__SHIFT 0x00000000 32 #define ATC_ATS_CNTL__DISABLE_PASID_MASK 0x00000004L 33 #define ATC_ATS_CNTL__DISABLE_PASID__SHIFT 0x00000002 34 #define ATC_ATS_CNTL__DISABLE_PRI_MASK 0x00000002L 35 #define ATC_ATS_CNTL__DISABLE_PRI__SHIFT 0x00000001 [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/gmc/ |
| D | gmc_6_0_sh_mask.h | 26 #define ATC_ATS_CNTL__CREDITS_ATS_RPB_MASK 0x00003f00L 27 #define ATC_ATS_CNTL__CREDITS_ATS_RPB__SHIFT 0x00000008 28 #define ATC_ATS_CNTL__DEBUG_ECO_MASK 0x000f0000L 29 #define ATC_ATS_CNTL__DEBUG_ECO__SHIFT 0x00000010 30 #define ATC_ATS_CNTL__DISABLE_ATC_MASK 0x00000001L 31 #define ATC_ATS_CNTL__DISABLE_ATC__SHIFT 0x00000000 32 #define ATC_ATS_CNTL__DISABLE_PASID_MASK 0x00000004L 33 #define ATC_ATS_CNTL__DISABLE_PASID__SHIFT 0x00000002 34 #define ATC_ATS_CNTL__DISABLE_PRI_MASK 0x00000002L 35 #define ATC_ATS_CNTL__DISABLE_PRI__SHIFT 0x00000001 [all …]
|
| /kernel/linux/linux-6.6/drivers/thermal/broadcom/ |
| D | ns-thermal.c | 11 #define PVTMON_CONTROL0 0x00 12 #define PVTMON_CONTROL0_SEL_MASK 0x0000000e 13 #define PVTMON_CONTROL0_SEL_TEMP_MONITOR 0x00000000 14 #define PVTMON_CONTROL0_SEL_TEST_MODE 0x0000000e 15 #define PVTMON_STATUS 0x08 38 return 0; in ns_thermal_get_temp() 51 pvtmon = of_iomap(dev_of_node(dev), 0); in ns_thermal_probe() 55 tz = devm_thermal_of_zone_register(dev, 0, in ns_thermal_probe() 65 return 0; in ns_thermal_probe() 74 return 0; in ns_thermal_remove()
|
| /kernel/linux/linux-5.10/drivers/thermal/broadcom/ |
| D | ns-thermal.c | 11 #define PVTMON_CONTROL0 0x00 12 #define PVTMON_CONTROL0_SEL_MASK 0x0000000e 13 #define PVTMON_CONTROL0_SEL_TEMP_MONITOR 0x00000000 14 #define PVTMON_CONTROL0_SEL_TEST_MODE 0x0000000e 15 #define PVTMON_STATUS 0x08 43 return 0; in ns_thermal_get_temp() 59 ns_thermal->pvtmon = of_iomap(dev_of_node(dev), 0); in ns_thermal_probe() 63 ns_thermal->tz = devm_thermal_zone_of_sensor_register(dev, 0, in ns_thermal_probe() 73 return 0; in ns_thermal_probe() 82 return 0; in ns_thermal_remove()
|
| /kernel/linux/linux-5.10/net/core/ |
| D | ptp_classifier.c | 16 * jneq #0x800, test_ipv6 ; ETH_P_IP ? 20 * jset #0x1fff, drop_ipv4 ; don't allow fragments 21 * ldxb 4*([14]&0xf) ; load IP header len 25 * and #0xf ; mask PTP_CLASS_VMASK 26 * or #0x10 ; PTP_CLASS_IPV4 28 * drop_ipv4: ret #0x0 ; PTP_CLASS_NONE 32 * jneq #0x86dd, test_8021q ; ETH_P_IPV6 ? 38 * and #0xf ; mask PTP_CLASS_VMASK 39 * or #0x20 ; PTP_CLASS_IPV6 41 * drop_ipv6: ret #0x0 ; PTP_CLASS_NONE [all …]
|
| /kernel/linux/linux-6.6/net/core/ |
| D | ptp_classifier.c | 16 * jneq #0x800, test_ipv6 ; ETH_P_IP ? 20 * jset #0x1fff, drop_ipv4 ; don't allow fragments 21 * ldxb 4*([14]&0xf) ; load IP header len 25 * and #0xf ; mask PTP_CLASS_VMASK 26 * or #0x10 ; PTP_CLASS_IPV4 28 * drop_ipv4: ret #0x0 ; PTP_CLASS_NONE 32 * jneq #0x86dd, test_8021q ; ETH_P_IPV6 ? 38 * and #0xf ; mask PTP_CLASS_VMASK 39 * or #0x20 ; PTP_CLASS_IPV6 41 * drop_ipv6: ret #0x0 ; PTP_CLASS_NONE [all …]
|
| /kernel/linux/linux-6.6/include/linux/ |
| D | crypto.h | 23 #define CRYPTO_ALG_TYPE_MASK 0x0000000f 24 #define CRYPTO_ALG_TYPE_CIPHER 0x00000001 25 #define CRYPTO_ALG_TYPE_COMPRESS 0x00000002 26 #define CRYPTO_ALG_TYPE_AEAD 0x00000003 27 #define CRYPTO_ALG_TYPE_SKCIPHER 0x00000005 28 #define CRYPTO_ALG_TYPE_AKCIPHER 0x00000006 29 #define CRYPTO_ALG_TYPE_SIG 0x00000007 30 #define CRYPTO_ALG_TYPE_KPP 0x00000008 31 #define CRYPTO_ALG_TYPE_ACOMPRESS 0x0000000a 32 #define CRYPTO_ALG_TYPE_SCOMPRESS 0x0000000b [all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/ |
| D | vega10_enum.h | 51 GDS_PERF_SEL_DS_ADDR_CONFL = 0, 184 NO_FORCE_REQUEST = 0x00000000, 185 FORCE_LIGHT_SLEEP_REQUEST = 0x00000001, 186 FORCE_DEEP_SLEEP_REQUEST = 0x00000002, 187 FORCE_SHUT_DOWN_REQUEST = 0x00000003, 195 NO_FORCE_REQ = 0x00000000, 196 FORCE_LIGHT_SLEEP_REQ = 0x00000001, 204 ENABLE_MEM_PWR_CTRL = 0x00000000, 205 DISABLE_MEM_PWR_CTRL = 0x00000001, 213 DYNAMIC_SHUT_DOWN_ENABLE = 0x00000000, [all …]
|