Home
last modified time | relevance | path

Searched +full:0 +full:x00000083 (Results 1 – 25 of 57) sorted by relevance

123

/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dtegra20-colibri.dtsi11 memory@0 {
17 reg = <0x00000000 0x10000000>;
32 pinctrl-0 = <&state_default>;
424 <&gpio TEGRA_GPIO(V, 0) GPIO_ACTIVE_HIGH>;
426 <&gpio TEGRA_GPIO(P, 0) GPIO_ACTIVE_HIGH>;
440 nand@0 {
441 reg = <0>;
449 wp-gpios = <&gpio TEGRA_GPIO(S, 0) GPIO_ACTIVE_LOW>;
477 reg = <0x34>;
506 regulator-name = "VDD_CPU_1.0V";
[all …]
Dtegra20-paz00.dts24 memory@0 {
25 reg = <0x00000000 0x20000000>;
51 pinctrl-0 = <&state_default>;
287 reg = <0x1e>;
300 reg = <0x7000c500 0x100>;
303 #size-cells = <0>;
317 emc-tables@0 {
318 nvidia,ram-code = <0x0>;
320 #size-cells = <0>;
326 nvidia,emc-registers = <0x0000000a 0x00000016
[all …]
Dtegra20-seaboard.dts21 memory@0 {
22 reg = <0x00000000 0x40000000>;
49 pinctrl-0 = <&state_default>;
340 reg = <0x1a>;
347 micdet-cfg = <0>;
349 gpio-cfg = <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff>;
355 reg = <0x44>;
362 reg = <0x68>;
376 #size-cells = <0>;
381 pinctrl-0 = <&state_i2cmux_ddc>;
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/nvidia/
Dtegra20-colibri.dtsi11 memory@0 {
17 reg = <0x00000000 0x10000000>;
57 pinctrl-0 = <&state_default>;
449 <&gpio TEGRA_GPIO(V, 0) GPIO_ACTIVE_HIGH>;
451 <&gpio TEGRA_GPIO(P, 0) GPIO_ACTIVE_HIGH>;
469 nand@0 {
470 reg = <0>;
478 wp-gpios = <&gpio TEGRA_GPIO(S, 0) GPIO_ACTIVE_LOW>;
506 reg = <0x34>;
535 regulator-name = "VDD_CPU_1.0V";
[all …]
Dtegra20-paz00.dts28 memory@0 {
29 reg = <0x00000000 0x20000000>;
55 pinctrl-0 = <&state_default>;
303 reg = <0x1e>;
335 reg = <0x34>;
471 reg = <0x4c>;
484 nvidia,cpu-pwr-off-time = <0>;
486 nvidia,core-pwr-off-time = <0>;
494 emc-tables@0 {
495 nvidia,ram-code = <0x0>;
[all …]
Dtegra20-seaboard.dts21 memory@0 {
22 reg = <0x00000000 0x40000000>;
49 pinctrl-0 = <&state_default>;
342 reg = <0x1a>;
349 micdet-cfg = <0>;
351 gpio-cfg = <0xffffffff 0xffffffff 0 0xffffffff 0xffffffff>;
357 reg = <0x44>;
364 reg = <0x68>;
386 reg = <0xc>;
393 reg = <0x34>;
[all …]
/kernel/linux/linux-6.6/drivers/net/ethernet/chelsio/cxgb/
Dvsc7326.c15 /* The egress WM value 0x01a01fff should be used only when the
18 * enabled, the WM value should be set to 0x014a03F0.
20 #define WM_DISABLE 0x01a01fff
21 #define WM_ENABLE 0x014a03F0
33 #define INITBLOCK_SLEEP 0xffffffff
42 i = 0; in vsc_read()
48 } while (((status & 1) == 0) && (i < 50)); in vsc_read()
57 /* pr_err("rd: block: 0x%x sublock: 0x%x reg: 0x%x data: 0x%x\n", in vsc_read()
58 ((addr&0xe000)>>13), ((addr&0x1e00)>>9), in vsc_read()
59 ((addr&0x01fe)>>1), *val); */ in vsc_read()
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/chelsio/cxgb/
Dvsc7326.c15 /* The egress WM value 0x01a01fff should be used only when the
18 * enabled, the WM value should be set to 0x014a03F0.
20 #define WM_DISABLE 0x01a01fff
21 #define WM_ENABLE 0x014a03F0
33 #define INITBLOCK_SLEEP 0xffffffff
42 i = 0; in vsc_read()
48 } while (((status & 1) == 0) && (i < 50)); in vsc_read()
57 /* pr_err("rd: block: 0x%x sublock: 0x%x reg: 0x%x data: 0x%x\n", in vsc_read()
58 ((addr&0xe000)>>13), ((addr&0x1e00)>>9), in vsc_read()
59 ((addr&0x01fe)>>1), *val); */ in vsc_read()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
Dr600_blit_shaders.c43 0xc0002400, /* START_3D_CMDBUF */
44 0x00000000,
46 0xc0012800, /* CONTEXT_CONTROL */
47 0x80000000,
48 0x80000000,
50 0xc0016800,
51 0x00000010,
52 0x00008000, /* WAIT_UNTIL */
54 0xc0016800,
55 0x00000542,
[all …]
Dsi_blit_shaders.c33 0xc0066900,
34 0x00000000,
35 0x00000060, /* DB_RENDER_CONTROL */
36 0x00000000, /* DB_COUNT_CONTROL */
37 0x00000000, /* DB_DEPTH_VIEW */
38 0x0000002a, /* DB_RENDER_OVERRIDE */
39 0x00000000, /* DB_RENDER_OVERRIDE2 */
40 0x00000000, /* DB_HTILE_DATA_BASE */
42 0xc0046900,
43 0x00000008,
[all …]
Dcik_blit_shaders.c33 0xc0066900,
34 0x00000000,
35 0x00000060, /* DB_RENDER_CONTROL */
36 0x00000000, /* DB_COUNT_CONTROL */
37 0x00000000, /* DB_DEPTH_VIEW */
38 0x0000002a, /* DB_RENDER_OVERRIDE */
39 0x00000000, /* DB_RENDER_OVERRIDE2 */
40 0x00000000, /* DB_HTILE_DATA_BASE */
42 0xc0046900,
43 0x00000008,
[all …]
Dcayman_blit_shaders.c43 0xc0066900,
44 0x00000000,
45 0x00000060, /* DB_RENDER_CONTROL */
46 0x00000000, /* DB_COUNT_CONTROL */
47 0x00000000, /* DB_DEPTH_VIEW */
48 0x0000002a, /* DB_RENDER_OVERRIDE */
49 0x00000000, /* DB_RENDER_OVERRIDE2 */
50 0x00000000, /* DB_HTILE_DATA_BASE */
52 0xc0026900,
53 0x0000000a,
[all …]
Devergreen_blit_shaders.c43 0xc0016900,
44 0x0000023b,
45 0x00000000, /* SQ_LDS_ALLOC_PS */
47 0xc0066900,
48 0x00000240,
49 0x00000000, /* SQ_ESGS_RING_ITEMSIZE */
50 0x00000000,
51 0x00000000,
52 0x00000000,
53 0x00000000,
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/radeon/
Dsi_blit_shaders.h29 0xc0066900,
30 0x00000000,
31 0x00000060, /* DB_RENDER_CONTROL */
32 0x00000000, /* DB_COUNT_CONTROL */
33 0x00000000, /* DB_DEPTH_VIEW */
34 0x0000002a, /* DB_RENDER_OVERRIDE */
35 0x00000000, /* DB_RENDER_OVERRIDE2 */
36 0x00000000, /* DB_HTILE_DATA_BASE */
38 0xc0046900,
39 0x00000008,
[all …]
Dcik_blit_shaders.h32 0xc0066900,
33 0x00000000,
34 0x00000060, /* DB_RENDER_CONTROL */
35 0x00000000, /* DB_COUNT_CONTROL */
36 0x00000000, /* DB_DEPTH_VIEW */
37 0x0000002a, /* DB_RENDER_OVERRIDE */
38 0x00000000, /* DB_RENDER_OVERRIDE2 */
39 0x00000000, /* DB_HTILE_DATA_BASE */
41 0xc0046900,
42 0x00000008,
[all …]
Dcayman_blit_shaders.h40 0xc0066900,
41 0x00000000,
42 0x00000060, /* DB_RENDER_CONTROL */
43 0x00000000, /* DB_COUNT_CONTROL */
44 0x00000000, /* DB_DEPTH_VIEW */
45 0x0000002a, /* DB_RENDER_OVERRIDE */
46 0x00000000, /* DB_RENDER_OVERRIDE2 */
47 0x00000000, /* DB_HTILE_DATA_BASE */
49 0xc0026900,
50 0x0000000a,
[all …]
Devergreen_blit_shaders.h41 0xc0016900,
42 0x0000023b,
43 0x00000000, /* SQ_LDS_ALLOC_PS */
45 0xc0066900,
46 0x00000240,
47 0x00000000, /* SQ_ESGS_RING_ITEMSIZE */
48 0x00000000,
49 0x00000000,
50 0x00000000,
51 0x00000000,
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/memory-controllers/
Dnvidia,tegra20-emc.yaml38 const: 0
41 const: 0
145 "^emc-table@[0-9]+$":
165 const: 0
172 "^emc-table@[0-9]+$":
199 reg = <0x7000f400 0x400>;
200 interrupts = <0 78 4>;
207 #interconnect-cells = <0>;
209 #size-cells = <0>;
213 emc-tables@0 {
[all …]
/kernel/linux/linux-6.6/sound/ppc/
Dtumbler_volume.h4 /* 0 = -70 dB, 175 = 18.0 dB in 0.5 dB step */
6 0x00000015, 0x00000016, 0x00000017,
7 0x00000019, 0x0000001a, 0x0000001c,
8 0x0000001d, 0x0000001f, 0x00000021,
9 0x00000023, 0x00000025, 0x00000027,
10 0x00000029, 0x0000002c, 0x0000002e,
11 0x00000031, 0x00000034, 0x00000037,
12 0x0000003a, 0x0000003e, 0x00000042,
13 0x00000045, 0x0000004a, 0x0000004e,
14 0x00000053, 0x00000057, 0x0000005d,
[all …]
/kernel/linux/linux-5.10/sound/ppc/
Dtumbler_volume.h4 /* 0 = -70 dB, 175 = 18.0 dB in 0.5 dB step */
6 0x00000015, 0x00000016, 0x00000017,
7 0x00000019, 0x0000001a, 0x0000001c,
8 0x0000001d, 0x0000001f, 0x00000021,
9 0x00000023, 0x00000025, 0x00000027,
10 0x00000029, 0x0000002c, 0x0000002e,
11 0x00000031, 0x00000034, 0x00000037,
12 0x0000003a, 0x0000003e, 0x00000042,
13 0x00000045, 0x0000004a, 0x0000004e,
14 0x00000053, 0x00000057, 0x0000005d,
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/adreno/
Da6xx_gmu.xml.h51 #define A6XX_GMU_GPU_IDLE_STATUS_BUSY_IGN_AHB__MASK 0x00800000
57 #define A6XX_GMU_GPU_IDLE_STATUS_CX_GX_CPU_BUSY_IGN_AHB__MASK 0x40000000
63 #define A6XX_GMU_OOB_BOOT_SLUMBER_SET_MASK__MASK 0x00400000
69 #define A6XX_GMU_OOB_BOOT_SLUMBER_CHECK_MASK__MASK 0x40000000
75 #define A6XX_GMU_OOB_BOOT_SLUMBER_CLEAR_MASK__MASK 0x40000000
81 #define A6XX_GMU_OOB_DCVS_SET_MASK__MASK 0x00800000
87 #define A6XX_GMU_OOB_DCVS_CHECK_MASK__MASK 0x80000000
93 #define A6XX_GMU_OOB_DCVS_CLEAR_MASK__MASK 0x80000000
99 #define A6XX_GMU_OOB_GPU_SET_MASK__MASK 0x00040000
105 #define A6XX_GMU_OOB_GPU_CHECK_MASK__MASK 0x04000000
[all …]
/kernel/linux/linux-6.6/drivers/s390/scsi/
Dzfcp_fsf.h17 #define FSF_QTCB_CURRENT_VERSION 0x00000001
20 #define FSF_QTCB_FCP_CMND 0x00000001
21 #define FSF_QTCB_ABORT_FCP_CMND 0x00000002
22 #define FSF_QTCB_OPEN_PORT_WITH_DID 0x00000005
23 #define FSF_QTCB_OPEN_LUN 0x00000006
24 #define FSF_QTCB_CLOSE_LUN 0x00000007
25 #define FSF_QTCB_CLOSE_PORT 0x00000008
26 #define FSF_QTCB_CLOSE_PHYSICAL_PORT 0x00000009
27 #define FSF_QTCB_SEND_ELS 0x0000000B
28 #define FSF_QTCB_SEND_GENERIC 0x0000000C
[all …]
/kernel/linux/linux-5.10/drivers/s390/scsi/
Dzfcp_fsf.h17 #define FSF_QTCB_CURRENT_VERSION 0x00000001
20 #define FSF_QTCB_FCP_CMND 0x00000001
21 #define FSF_QTCB_ABORT_FCP_CMND 0x00000002
22 #define FSF_QTCB_OPEN_PORT_WITH_DID 0x00000005
23 #define FSF_QTCB_OPEN_LUN 0x00000006
24 #define FSF_QTCB_CLOSE_LUN 0x00000007
25 #define FSF_QTCB_CLOSE_PORT 0x00000008
26 #define FSF_QTCB_CLOSE_PHYSICAL_PORT 0x00000009
27 #define FSF_QTCB_SEND_ELS 0x0000000B
28 #define FSF_QTCB_SEND_GENERIC 0x0000000C
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/msm/adreno/
Da6xx_gmu.xml.h51 #define A6XX_GMU_GPU_IDLE_STATUS_BUSY_IGN_AHB__MASK 0x00800000
57 #define A6XX_GMU_GPU_IDLE_STATUS_CX_GX_CPU_BUSY_IGN_AHB__MASK 0x40000000
63 #define A6XX_GMU_OOB_BOOT_SLUMBER_SET_MASK__MASK 0x00400000
69 #define A6XX_GMU_OOB_BOOT_SLUMBER_CHECK_MASK__MASK 0x40000000
75 #define A6XX_GMU_OOB_BOOT_SLUMBER_CLEAR_MASK__MASK 0x40000000
81 #define A6XX_GMU_OOB_DCVS_SET_MASK__MASK 0x00800000
87 #define A6XX_GMU_OOB_DCVS_CHECK_MASK__MASK 0x80000000
93 #define A6XX_GMU_OOB_DCVS_CLEAR_MASK__MASK 0x80000000
99 #define A6XX_GMU_OOB_GPU_SET_MASK__MASK 0x00040000
105 #define A6XX_GMU_OOB_GPU_CHECK_MASK__MASK 0x04000000
[all …]
/kernel/linux/linux-5.10/sound/isa/sb/
Demu8000.c99 unsigned right_bit = (mode & EMU8000_RAM_RIGHT) ? 0x01000000 : 0; in snd_emu8000_dma_chan()
102 EMU8000_CCCA_WRITE(emu, ch, 0); in snd_emu8000_dma_chan()
103 EMU8000_DCYSUSV_WRITE(emu, ch, 0x807F); in snd_emu8000_dma_chan()
106 EMU8000_DCYSUSV_WRITE(emu, ch, 0x80); in snd_emu8000_dma_chan()
107 EMU8000_VTFT_WRITE(emu, ch, 0); in snd_emu8000_dma_chan()
108 EMU8000_CVCF_WRITE(emu, ch, 0); in snd_emu8000_dma_chan()
109 EMU8000_PTRX_WRITE(emu, ch, 0x40000000); in snd_emu8000_dma_chan()
110 EMU8000_CPF_WRITE(emu, ch, 0x40000000); in snd_emu8000_dma_chan()
111 EMU8000_PSST_WRITE(emu, ch, 0); in snd_emu8000_dma_chan()
112 EMU8000_CSL_WRITE(emu, ch, 0); in snd_emu8000_dma_chan()
[all …]

123