Searched +full:0 +full:x13421000 (Results 1 – 8 of 8) sorted by relevance
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/dma/ |
| D | ingenic,dma.yaml | 45 - Channel: If set to 0xffffffff, any available channel will be allocated 55 requested by a client. The primary use for this is channels 0 and 72 reg = <0x13420000 0x400>, <0x13421000 0x40>; 81 ingenic,reserved-channels = <0x3>;
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/dma/ |
| D | ingenic,dma.yaml | 62 - Channel: If set to 0xffffffff, any available channel will be allocated 72 requested by a client. The primary use for this is channels 0 and 89 reg = <0x13420000 0x400>, <0x13421000 0x40>; 98 ingenic,reserved-channels = <0x3>;
|
| /kernel/linux/linux-5.10/arch/mips/boot/dts/ingenic/ |
| D | x1000.dtsi | 13 #size-cells = <0>; 15 cpu0: cpu@0 { 17 compatible = "ingenic,xburst-fpu1.0-mxu1.1"; 18 reg = <0>; 26 #address-cells = <0>; 34 reg = <0x10001000 0x50>; 45 #clock-cells = <0>; 50 #clock-cells = <0>; 56 reg = <0x10000000 0x100>; 66 reg = <0x10002000 0x1000>; [all …]
|
| D | x1830.dtsi | 13 #size-cells = <0>; 15 cpu0: cpu@0 { 17 compatible = "ingenic,xburst-fpu2.0-mxu2.0"; 18 reg = <0>; 26 #address-cells = <0>; 34 reg = <0x10001000 0x50>; 45 #clock-cells = <0>; 50 #clock-cells = <0>; 56 reg = <0x10000000 0x100>; 66 reg = <0x10002000 0x1000>; [all …]
|
| D | jz4780.dtsi | 13 #size-cells = <0>; 15 cpu0: cpu@0 { 17 compatible = "ingenic,xburst-fpu1.0-mxu1.1"; 18 reg = <0>; 26 compatible = "ingenic,xburst-fpu1.0-mxu1.1"; 35 #address-cells = <0>; 43 reg = <0x10001000 0x50>; 54 #clock-cells = <0>; 59 #clock-cells = <0>; 65 reg = <0x10000000 0x100>; [all …]
|
| /kernel/linux/linux-6.6/arch/mips/boot/dts/ingenic/ |
| D | x1000.dtsi | 13 #size-cells = <0>; 15 cpu0: cpu@0 { 17 compatible = "ingenic,xburst-fpu1.0-mxu1.1"; 18 reg = <0>; 26 #address-cells = <0>; 34 reg = <0x10001000 0x50>; 45 #clock-cells = <0>; 50 #clock-cells = <0>; 56 reg = <0x10000000 0x100>; 59 ranges = <0x0 0x10000000 0x100>; [all …]
|
| D | x1830.dtsi | 13 #size-cells = <0>; 15 cpu0: cpu@0 { 17 compatible = "ingenic,xburst-fpu2.0-mxu2.0"; 18 reg = <0>; 26 #address-cells = <0>; 34 reg = <0x10001000 0x50>; 45 #clock-cells = <0>; 50 #clock-cells = <0>; 56 reg = <0x10000000 0x100>; 59 ranges = <0x0 0x10000000 0x100>; [all …]
|
| D | jz4780.dtsi | 13 #size-cells = <0>; 15 cpu0: cpu@0 { 17 compatible = "ingenic,xburst-fpu1.0-mxu1.1"; 18 reg = <0>; 26 compatible = "ingenic,xburst-fpu1.0-mxu1.1"; 35 #address-cells = <0>; 43 reg = <0x10001000 0x50>; 54 #clock-cells = <0>; 59 #clock-cells = <0>; 65 reg = <0x10000000 0x100>; [all …]
|