Searched +full:0 +full:x1a100 (Results 1 – 6 of 6) sorted by relevance
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/ata/ |
| D | ata-generic.yaml | 42 default: 0 54 reg = <0x1a000 0x100>, 55 <0x1a100 0xf00>;
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | vexpress-v2m.dtsi | 25 arm,hbi = <0x190>; 26 arm,vexpress,site = <0>; 33 flash@0,00000000 { 35 reg = <0 0x00000000 0x04000000>, 36 <1 0x00000000 0x04000000>; 45 reg = <2 0x00000000 0x02000000>; 51 reg = <3 0x02000000 0x10000>; 63 reg = <3 0x03000000 0x20000>; 72 ranges = <0 7 0 0x20000>; 74 v2m_sysreg: sysreg@0 { [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/arm/ |
| D | vexpress-v2m.dtsi | 27 ranges = <0x40000000 0x40000000 0x10000000>, 28 <0x10000000 0x10000000 0x00020000>; 31 interrupt-map-mask = <0 63>; 32 interrupt-map = <0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, 33 <0 1 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, 34 <0 2 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, 35 <0 3 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>, 36 <0 4 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>, 37 <0 5 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, 38 <0 6 &gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
| /kernel/linux/linux-5.10/drivers/net/ethernet/chelsio/cxgb4/ |
| D | t4_hw.c | 54 * at the time it indicated completion is stored there. Returns 0 if the 66 return 0; in t4_wait_op_done_val() 68 if (--attempts == 0) in t4_wait_op_done_val() 167 /* Reset ENABLE to 0 so reads of PCIE_CFG_SPACE_DATA won't cause a in t4_hw_pci_read_cfg4() 169 * ENABLE is 0 so a simple register write is easier than a in t4_hw_pci_read_cfg4() 172 t4_write_reg(adap, PCIE_CFG_SPACE_REQ_A, 0); in t4_hw_pci_read_cfg4() 247 log->cursor = 0; in t4_record_mbox() 249 for (i = 0; i < size / 8; i++) in t4_record_mbox() 252 entry->cmd[i++] = 0; in t4_record_mbox() 277 * The return value is 0 on success or a negative errno on failure. A [all …]
|
| /kernel/linux/linux-6.6/drivers/net/ethernet/chelsio/cxgb4/ |
| D | t4_hw.c | 54 * at the time it indicated completion is stored there. Returns 0 if the 66 return 0; in t4_wait_op_done_val() 68 if (--attempts == 0) in t4_wait_op_done_val() 167 /* Reset ENABLE to 0 so reads of PCIE_CFG_SPACE_DATA won't cause a in t4_hw_pci_read_cfg4() 169 * ENABLE is 0 so a simple register write is easier than a in t4_hw_pci_read_cfg4() 172 t4_write_reg(adap, PCIE_CFG_SPACE_REQ_A, 0); in t4_hw_pci_read_cfg4() 247 log->cursor = 0; in t4_record_mbox() 249 for (i = 0; i < size / 8; i++) in t4_record_mbox() 252 entry->cmd[i++] = 0; in t4_record_mbox() 277 * The return value is 0 on success or a negative errno on failure. A [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/nbio/ |
| D | nbio_7_9_0_offset.h | 29 // base address: 0x0 30 …BIF_BX0_PCIE_INDEX 0x000c 31 …e regBIF_BX0_PCIE_INDEX_BASE_IDX 0 32 …BIF_BX0_PCIE_DATA 0x000d 33 …e regBIF_BX0_PCIE_DATA_BASE_IDX 0 34 …BIF_BX0_PCIE_INDEX2 0x000e 35 …e regBIF_BX0_PCIE_INDEX2_BASE_IDX 0 36 …BIF_BX0_PCIE_DATA2 0x000f 37 …e regBIF_BX0_PCIE_DATA2_BASE_IDX 0 38 …BIF_BX0_PCIE_INDEX_HI 0x0010 [all …]
|