Searched +full:0 +full:x7000 (Results 1 – 25 of 673) sorted by relevance
12345678910>>...27
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/pci/ |
| D | 83xx-512x-pci.txt | 12 interrupt-map-mask = <0xf800 0x0 0x0 0x7>; 14 /* IDSEL 0x0E -mini PCI */ 15 0x7000 0x0 0x0 0x1 &ipic 18 0x8 16 0x7000 0x0 0x0 0x2 &ipic 18 0x8 17 0x7000 0x0 0x0 0x3 &ipic 18 0x8 18 0x7000 0x0 0x0 0x4 &ipic 18 0x8 20 /* IDSEL 0x0F - PCI slot */ 21 0x7800 0x0 0x0 0x1 &ipic 17 0x8 22 0x7800 0x0 0x0 0x2 &ipic 18 0x8 23 0x7800 0x0 0x0 0x3 &ipic 17 0x8 [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/pci/ |
| D | 83xx-512x-pci.txt | 12 interrupt-map-mask = <0xf800 0x0 0x0 0x7>; 14 /* IDSEL 0x0E -mini PCI */ 15 0x7000 0x0 0x0 0x1 &ipic 18 0x8 16 0x7000 0x0 0x0 0x2 &ipic 18 0x8 17 0x7000 0x0 0x0 0x3 &ipic 18 0x8 18 0x7000 0x0 0x0 0x4 &ipic 18 0x8 20 /* IDSEL 0x0F - PCI slot */ 21 0x7800 0x0 0x0 0x1 &ipic 17 0x8 22 0x7800 0x0 0x0 0x2 &ipic 18 0x8 23 0x7800 0x0 0x0 0x3 &ipic 17 0x8 [all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/radeon/ |
| D | evergreen_reg.h | 28 #define TN_SMC_IND_INDEX_0 0x200 29 #define TN_SMC_IND_DATA_0 0x204 32 #define EVERGREEN_PIF_PHY0_INDEX 0x8 33 #define EVERGREEN_PIF_PHY0_DATA 0xc 34 #define EVERGREEN_PIF_PHY1_INDEX 0x10 35 #define EVERGREEN_PIF_PHY1_DATA 0x14 36 #define EVERGREEN_MM_INDEX_HI 0x18 38 #define EVERGREEN_VGA_MEMORY_BASE_ADDRESS 0x310 39 #define EVERGREEN_VGA_MEMORY_BASE_ADDRESS_HIGH 0x324 40 #define EVERGREEN_D3VGA_CONTROL 0x3e0 [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/radeon/ |
| D | evergreen_reg.h | 28 #define TN_SMC_IND_INDEX_0 0x200 29 #define TN_SMC_IND_DATA_0 0x204 32 #define EVERGREEN_PIF_PHY0_INDEX 0x8 33 #define EVERGREEN_PIF_PHY0_DATA 0xc 34 #define EVERGREEN_PIF_PHY1_INDEX 0x10 35 #define EVERGREEN_PIF_PHY1_DATA 0x14 36 #define EVERGREEN_MM_INDEX_HI 0x18 38 #define EVERGREEN_VGA_MEMORY_BASE_ADDRESS 0x310 39 #define EVERGREEN_VGA_MEMORY_BASE_ADDRESS_HIGH 0x324 40 #define EVERGREEN_D3VGA_CONTROL 0x3e0 [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/intel/ixp/ |
| D | intel-ixp42x-ixdpg425.dts | 26 memory@0 { 29 reg = <0x00000000 0x02000000>; 43 flash@0,0 { 50 reg = <0 0x00000000 0x1000000>; 58 fis-index-block = <0x7f>; 72 interrupt-map-mask = <0xf800 0 0 7>; 75 <0x6000 0 0 1 &gpio0 7 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 12 is irq 7 */ 76 <0x6000 0 0 2 &gpio0 7 IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 12 is irq 7 */ 77 <0x6000 0 0 3 &gpio0 7 IRQ_TYPE_LEVEL_LOW>, /* INT C on slot 12 is irq 7 */ 78 <0x6000 0 0 4 &gpio0 7 IRQ_TYPE_LEVEL_LOW>, /* INT D on slot 12 is irq 7 */ [all …]
|
| D | intel-ixp42x-freecom-fsg-3.dts | 19 memory@0 { 22 reg = <0x00000000 0x4000000>; 65 #size-cells = <0>; 76 reg = <0x28>; 80 reg = <0x6f>; 86 flash@0,0 { 92 reg = <0 0x00000000 0x400000>; 96 /* Eraseblock at 0x3e0000 */ 97 fis-index-block = <0x1f>; 102 syscon@2,0 { [all …]
|
| D | intel-ixp42x-goramo-multilink.dts | 25 memory@0 { 31 reg = <0x00000000 0x4000000>; 53 cp-gpios = <&gpio0 0 GPIO_ACTIVE_HIGH>; 68 flash@0,0 { 74 reg = <0 0x00000000 0x1000000>; 78 /* Eraseblock at 0x0fe0000 */ 79 fis-index-block = <0x7f>; 93 interrupt-map-mask = <0xf800 0 0 7>; 96 <0x5800 0 0 1 &gpio0 4 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 11 is irq 4 */ 97 <0x5800 0 0 2 &gpio0 4 IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 11 is irq 4 */ [all …]
|
| /kernel/linux/linux-6.6/arch/powerpc/boot/dts/ |
| D | storcenter.dts | 30 #size-cells = <0>; 32 PowerPC,8241@0 { 34 reg = <0>; 37 bus-frequency = <0>; /* from bootwrapper */ 47 reg = <0x00000000 0x04000000>; /* 64MB @ 0x0 */ 55 store-gathering = <0>; /* 0 == off, !0 == on */ 56 ranges = <0x0 0xfc000000 0x100000>; 57 reg = <0xfc000000 0x100000>; /* EUMB */ 58 bus-frequency = <0>; /* fixed by loader */ 62 #size-cells = <0>; [all …]
|
| D | kuroboxHG.dts | 37 #size-cells = <0>; 41 reg = <0x0>; 44 bus-frequency = <0>; /* Fixed by bootloader */ 46 i-cache-size = <0x4000>; 47 d-cache-size = <0x4000>; 53 reg = <0x0 0x8000000>; 61 store-gathering = <0>; /* 0 == off, !0 == on */ 62 reg = <0x80000000 0x100000>; 63 ranges = <0x80000000 0x80000000 0x70000000 /* pci mem space */ 64 0xfc000000 0xfc000000 0x100000 /* EUMB */ [all …]
|
| D | kuroboxHD.dts | 37 #size-cells = <0>; 41 reg = <0x0>; 44 bus-frequency = <0>; /* Fixed by bootloader */ 46 i-cache-size = <0x4000>; 47 d-cache-size = <0x4000>; 53 reg = <0x0 0x4000000>; 61 store-gathering = <0>; /* 0 == off, !0 == on */ 62 reg = <0x80000000 0x100000>; 63 ranges = <0x80000000 0x80000000 0x70000000 /* pci mem space */ 64 0xfc000000 0xfc000000 0x100000 /* EUMB */ [all …]
|
| D | mpc8313erdb.dts | 26 #size-cells = <0>; 28 PowerPC,8313@0 { 30 reg = <0x0>; 35 timebase-frequency = <0>; // from bootloader 36 bus-frequency = <0>; // from bootloader 37 clock-frequency = <0>; // from bootloader 43 reg = <0x00000000 0x08000000>; // 128MB at 0 50 reg = <0xe0005000 0x1000>; 51 interrupts = <77 0x8>; 57 ranges = <0x0 0x0 0xfe000000 0x00800000 [all …]
|
| /kernel/linux/linux-5.10/arch/powerpc/boot/dts/ |
| D | storcenter.dts | 30 #size-cells = <0>; 32 PowerPC,8241@0 { 34 reg = <0>; 37 bus-frequency = <0>; /* from bootwrapper */ 47 reg = <0x00000000 0x04000000>; /* 64MB @ 0x0 */ 55 store-gathering = <0>; /* 0 == off, !0 == on */ 56 ranges = <0x0 0xfc000000 0x100000>; 57 reg = <0xfc000000 0x100000>; /* EUMB */ 58 bus-frequency = <0>; /* fixed by loader */ 62 #size-cells = <0>; [all …]
|
| D | kuroboxHG.dts | 37 #size-cells = <0>; 41 reg = <0x0>; 44 bus-frequency = <0>; /* Fixed by bootloader */ 46 i-cache-size = <0x4000>; 47 d-cache-size = <0x4000>; 53 reg = <0x0 0x8000000>; 61 store-gathering = <0>; /* 0 == off, !0 == on */ 62 reg = <0x80000000 0x100000>; 63 ranges = <0x80000000 0x80000000 0x70000000 /* pci mem space */ 64 0xfc000000 0xfc000000 0x100000 /* EUMB */ [all …]
|
| D | kuroboxHD.dts | 37 #size-cells = <0>; 41 reg = <0x0>; 44 bus-frequency = <0>; /* Fixed by bootloader */ 46 i-cache-size = <0x4000>; 47 d-cache-size = <0x4000>; 53 reg = <0x0 0x4000000>; 61 store-gathering = <0>; /* 0 == off, !0 == on */ 62 reg = <0x80000000 0x100000>; 63 ranges = <0x80000000 0x80000000 0x70000000 /* pci mem space */ 64 0xfc000000 0xfc000000 0x100000 /* EUMB */ [all …]
|
| D | mpc8313erdb.dts | 26 #size-cells = <0>; 28 PowerPC,8313@0 { 30 reg = <0x0>; 35 timebase-frequency = <0>; // from bootloader 36 bus-frequency = <0>; // from bootloader 37 clock-frequency = <0>; // from bootloader 43 reg = <0x00000000 0x08000000>; // 128MB at 0 50 reg = <0xe0005000 0x1000>; 51 interrupts = <77 0x8>; 57 ranges = <0x0 0x0 0xfe000000 0x00800000 [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/etnaviv/ |
| D | etnaviv_hwdb.c | 10 .model = 0x400, 11 .revision = 0x4652, 12 .product_id = 0x70001, 13 .customer_id = 0x100, 14 .eco_id = 0, 19 .nn_core_count = 0, 25 .buffer_size = 0, 27 .features = 0xa0e9e004, 28 .minor_features0 = 0xe1299fff, 29 .minor_features1 = 0xbe13b219, [all …]
|
| /kernel/linux/linux-6.6/sound/soc/codecs/ |
| D | rt286.h | 14 #define RT286_AUDIO_FUNCTION_GROUP 0x01 15 #define RT286_DAC_OUT1 0x02 16 #define RT286_DAC_OUT2 0x03 17 #define RT286_ADC_IN1 0x09 18 #define RT286_ADC_IN2 0x08 19 #define RT286_MIXER_IN 0x0b 20 #define RT286_MIXER_OUT1 0x0c 21 #define RT286_MIXER_OUT2 0x0d 22 #define RT286_DMIC1 0x12 23 #define RT286_DMIC2 0x13 [all …]
|
| D | rt298.h | 14 #define RT298_AUDIO_FUNCTION_GROUP 0x01 15 #define RT298_DAC_OUT1 0x02 16 #define RT298_DAC_OUT2 0x03 17 #define RT298_DIG_CVT 0x06 18 #define RT298_ADC_IN1 0x09 19 #define RT298_ADC_IN2 0x08 20 #define RT298_MIXER_IN 0x0b 21 #define RT298_MIXER_OUT1 0x0c 22 #define RT298_MIXER_OUT2 0x0d 23 #define RT298_DMIC1 0x12 [all …]
|
| /kernel/linux/linux-5.10/sound/soc/codecs/ |
| D | rt286.h | 14 #define RT286_AUDIO_FUNCTION_GROUP 0x01 15 #define RT286_DAC_OUT1 0x02 16 #define RT286_DAC_OUT2 0x03 17 #define RT286_ADC_IN1 0x09 18 #define RT286_ADC_IN2 0x08 19 #define RT286_MIXER_IN 0x0b 20 #define RT286_MIXER_OUT1 0x0c 21 #define RT286_MIXER_OUT2 0x0d 22 #define RT286_DMIC1 0x12 23 #define RT286_DMIC2 0x13 [all …]
|
| D | rt298.h | 14 #define RT298_AUDIO_FUNCTION_GROUP 0x01 15 #define RT298_DAC_OUT1 0x02 16 #define RT298_DAC_OUT2 0x03 17 #define RT298_DIG_CVT 0x06 18 #define RT298_ADC_IN1 0x09 19 #define RT298_ADC_IN2 0x08 20 #define RT298_MIXER_IN 0x0b 21 #define RT298_MIXER_OUT1 0x0c 22 #define RT298_MIXER_OUT2 0x0d 23 #define RT298_DMIC1 0x12 [all …]
|
| /kernel/linux/linux-5.10/arch/powerpc/boot/dts/fsl/ |
| D | pq3-espi-0.dtsi | 2 * PQ3 eSPI device tree stub [ controller @ offset 0x7000 ] 37 #size-cells = <0>; 39 reg = <0x7000 0x1000>; 40 interrupts = <59 0x2 0 0>;
|
| /kernel/linux/linux-6.6/arch/powerpc/boot/dts/fsl/ |
| D | pq3-espi-0.dtsi | 2 * PQ3 eSPI device tree stub [ controller @ offset 0x7000 ] 37 #size-cells = <0>; 39 reg = <0x7000 0x1000>; 40 interrupts = <59 0x2 0 0>;
|
| /kernel/linux/linux-6.6/drivers/accel/habanalabs/include/gaudi/asic_reg/ |
| D | gaudi_blocks.h | 16 #define mmNIC0_PHY0_BASE 0x0ull 17 #define NIC0_PHY0_MAX_OFFSET 0x9F13 18 #define mmMME0_ACC_BASE 0x7FFC020000ull 19 #define MME0_ACC_MAX_OFFSET 0x5C00 20 #define MME0_ACC_SECTION 0x20000 21 #define mmMME0_SBAB_BASE 0x7FFC040000ull 22 #define MME0_SBAB_MAX_OFFSET 0x5800 23 #define MME0_SBAB_SECTION 0x1000 24 #define mmMME0_PRTN_BASE 0x7FFC041000ull 25 #define MME0_PRTN_MAX_OFFSET 0x5000 [all …]
|
| /kernel/linux/linux-5.10/drivers/misc/habanalabs/include/gaudi/asic_reg/ |
| D | gaudi_blocks.h | 16 #define mmNIC0_PHY0_BASE 0x0ull 17 #define NIC0_PHY0_MAX_OFFSET 0x9F13 18 #define mmMME0_ACC_BASE 0x7FFC020000ull 19 #define MME0_ACC_MAX_OFFSET 0x5C00 20 #define MME0_ACC_SECTION 0x20000 21 #define mmMME0_SBAB_BASE 0x7FFC040000ull 22 #define MME0_SBAB_MAX_OFFSET 0x5800 23 #define MME0_SBAB_SECTION 0x1000 24 #define mmMME0_PRTN_BASE 0x7FFC041000ull 25 #define MME0_PRTN_MAX_OFFSET 0x5000 [all …]
|
| /kernel/linux/linux-5.10/arch/arm/mach-ux500/ |
| D | db8500-regs.h | 10 #define U8500_ESRAM_BASE 0x40000000 11 #define U8500_ESRAM_BANK_SIZE 0x00020000 21 #define U8500_ESRAM_DMA_LCPA_OFFSET 0x10000 28 #define U8500_PER3_BASE 0x80000000 29 #define U8500_STM_BASE 0x80100000 30 #define U8500_STM_REG_BASE (U8500_STM_BASE + 0xF000) 31 #define U8500_PER2_BASE 0x80110000 32 #define U8500_PER1_BASE 0x80120000 33 #define U8500_B2R2_BASE 0x80130000 34 #define U8500_HSEM_BASE 0x80140000 [all …]
|
12345678910>>...27