Home
last modified time | relevance | path

Searched +full:2 +full:d (Results 1 – 25 of 2913) sorted by relevance

12345678910>>...117

/kernel/linux/linux-6.6/drivers/pinctrl/sunplus/
Dsppctl_sp7021.c14 #define D(x, y) ((x) * 8 + (y)) macro
15 #define P(x, y) PINCTRL_PIN(D(x, y), D_PIS(x, y))
18 D_PIS(0, 0), D_PIS(0, 1), D_PIS(0, 2), D_PIS(0, 3),
20 D_PIS(1, 0), D_PIS(1, 1), D_PIS(1, 2), D_PIS(1, 3),
22 D_PIS(2, 0), D_PIS(2, 1), D_PIS(2, 2), D_PIS(2, 3),
23 D_PIS(2, 4), D_PIS(2, 5), D_PIS(2, 6), D_PIS(2, 7),
24 D_PIS(3, 0), D_PIS(3, 1), D_PIS(3, 2), D_PIS(3, 3),
26 D_PIS(4, 0), D_PIS(4, 1), D_PIS(4, 2), D_PIS(4, 3),
28 D_PIS(5, 0), D_PIS(5, 1), D_PIS(5, 2), D_PIS(5, 3),
30 D_PIS(6, 0), D_PIS(6, 1), D_PIS(6, 2), D_PIS(6, 3),
[all …]
/kernel/linux/linux-5.10/arch/arm64/crypto/
Dsha3-ce-core.S3 * sha3-ce-core.S - core SHA-3 transform using v8.2 Crypto Extensions
8 * it under the terms of the GNU General Public License version 2 as
15 .irp b,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
16 .set .Lv\b\().2d, \b
21 * ARMv8.2 Crypto Extensions instructions
46 ld1 { v0.1d- v3.1d}, [x0]
47 ld1 { v4.1d- v7.1d}, [x8], #32
48 ld1 { v8.1d-v11.1d}, [x8], #32
49 ld1 {v12.1d-v15.1d}, [x8], #32
50 ld1 {v16.1d-v19.1d}, [x8], #32
[all …]
Dpoly1305-core.S_shipped87 add x12,x12,x13,lsl#26 // base 2^26 -> base 2^64
97 add x9,x8,x8,lsr#2 // s1 = r1 + (r1 >> 2)
139 add x10,x10,x14,lsr#2
157 ldp x4,x5,[x0] // load hash base 2^64
175 add x12,x12,x13,lsl#26 // base 2^26 -> base 2^64
241 add x10,x10,x14,lsr#2
252 and x12,x4,#0x03ffffff // base 2^64 -> base 2^26
260 add w12,w13,w13,lsl#2 // r1*5
262 add w13,w14,w14,lsl#2 // r2*5
263 str w12,[x0,#16*2] // s1
[all …]
Dghash-ce-core.S63 pmull \rd\().1q, \rn\().1d, \rm\().1d
67 pmull2 \rd\().1q, \rn\().2d, \rm\().2d
72 ext t5.8b, \ad\().8b, \ad\().8b, #2 // A2
95 __pmull_p8_tail \rq, \ad\().16b, SHASH.16b, 16b, 2, sh1, sh2, sh3, sh4
106 pmull\t \rq\().8h, \ad, \bd // D = A*B
112 uzp1 t4.2d, t3.2d, t5.2d
113 uzp2 t3.2d, t3.2d, t5.2d
114 uzp1 t6.2d, t7.2d, t9.2d
115 uzp2 t7.2d, t7.2d, t9.2d
130 zip2 t5.2d, t4.2d, t3.2d
[all …]
Dsha512-ce-core.S8 * it under the terms of the GNU General Public License version 2 as
15 .irp b,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19
17 .set .Lv\b\().2d, \b
85 ld1 {v\rc1\().2d}, [x4], #16
87 add v5.2d, v\rc0\().2d, v\in0\().2d
91 add v\i3\().2d, v\i3\().2d, v5.2d
94 sha512su0 v\in0\().2d, v\in1\().2d
96 sha512h q\i3, q6, v7.2d
98 sha512su1 v\in0\().2d, v\in2\().2d, v5.2d
100 add v\i4\().2d, v\i1\().2d, v\i3\().2d
[all …]
Dnh-neon-core.S49 mov T4.d[0], T0.d[1]
50 mov T5.d[0], T1.d[1]
51 mov T6.d[0], T2.d[1]
52 mov T7.d[0], T3.d[1]
53 umlal PASS0_SUMS.2d, T0.2s, T4.2s
54 umlal PASS1_SUMS.2d, T1.2s, T5.2s
55 umlal PASS2_SUMS.2d, T2.2s, T6.2s
56 umlal PASS3_SUMS.2d, T3.2s, T7.2s
68 movi PASS0_SUMS.2d, #0
69 movi PASS1_SUMS.2d, #0
[all …]
/kernel/linux/linux-6.6/arch/arm64/crypto/
Dsha3-ce-core.S3 * sha3-ce-core.S - core SHA-3 transform using v8.2 Crypto Extensions
8 * it under the terms of the GNU General Public License version 2 as
15 .irp b,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
16 .set .Lv\b\().2d, \b
21 * ARMv8.2 Crypto Extensions instructions
46 ld1 { v0.1d- v3.1d}, [x0]
47 ld1 { v4.1d- v7.1d}, [x8], #32
48 ld1 { v8.1d-v11.1d}, [x8], #32
49 ld1 {v12.1d-v15.1d}, [x8], #32
50 ld1 {v16.1d-v19.1d}, [x8], #32
[all …]
Dghash-ce-core.S64 pmull \rd\().1q, \rn\().1d, \rm\().1d
68 pmull2 \rd\().1q, \rn\().2d, \rm\().2d
73 ext t5.8b, \ad\().8b, \ad\().8b, #2 // A2
96 __pmull_p8_tail \rq, \ad\().16b, SHASH.16b, 16b, 2, sh1, sh2, sh3, sh4
107 pmull\t \rq\().8h, \ad, \bd // D = A*B
113 uzp1 t4.2d, t3.2d, t5.2d
114 uzp2 t3.2d, t3.2d, t5.2d
115 uzp1 t6.2d, t7.2d, t9.2d
116 uzp2 t7.2d, t7.2d, t9.2d
131 zip2 t5.2d, t4.2d, t3.2d
[all …]
Dsha512-ce-core.S8 * it under the terms of the GNU General Public License version 2 as
15 .irp b,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19
17 .set .Lv\b\().2d, \b
85 ld1 {v\rc1\().2d}, [x4], #16
87 add v5.2d, v\rc0\().2d, v\in0\().2d
91 add v\i3\().2d, v\i3\().2d, v5.2d
94 sha512su0 v\in0\().2d, v\in1\().2d
96 sha512h q\i3, q6, v7.2d
98 sha512su1 v\in0\().2d, v\in2\().2d, v5.2d
100 add v\i4\().2d, v\i1\().2d, v\i3\().2d
[all …]
Dnh-neon-core.S50 mov T4.d[0], T0.d[1]
51 mov T5.d[0], T1.d[1]
52 mov T6.d[0], T2.d[1]
53 mov T7.d[0], T3.d[1]
54 umlal PASS0_SUMS.2d, T0.2s, T4.2s
55 umlal PASS1_SUMS.2d, T1.2s, T5.2s
56 umlal PASS2_SUMS.2d, T2.2s, T6.2s
57 umlal PASS3_SUMS.2d, T3.2s, T7.2s
69 movi PASS0_SUMS.2d, #0
70 movi PASS1_SUMS.2d, #0
[all …]
/kernel/linux/linux-5.10/drivers/staging/media/atomisp/pci/runtime/debug/src/
Dia_css_debug.c8 * version 2, as published by the Free Software Foundation.
304 return "user-def-8-type-2"; in debug_stream_format2str()
396 ia_css_debug_dtrace(2, "%s state:\n", cell); in debug_print_sp_state()
397 ia_css_debug_dtrace(2, "\t%-32s: 0x%X\n", "PC", state->pc); in debug_print_sp_state()
398 ia_css_debug_dtrace(2, "\t%-32s: 0x%X\n", "Status register", in debug_print_sp_state()
400 ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is broken", state->is_broken); in debug_print_sp_state()
401 ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is idle", state->is_idle); in debug_print_sp_state()
402 ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is sleeping", in debug_print_sp_state()
404 ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is stalling", in debug_print_sp_state()
414 ia_css_debug_dtrace(2, "%s state:\n", cell); in debug_print_isp_state()
[all …]
/kernel/linux/linux-6.6/drivers/staging/media/atomisp/pci/runtime/debug/src/
Dia_css_debug.c8 * version 2, as published by the Free Software Foundation.
303 return "user-def-8-type-2"; in debug_stream_format2str()
395 ia_css_debug_dtrace(2, "%s state:\n", cell); in debug_print_sp_state()
396 ia_css_debug_dtrace(2, "\t%-32s: 0x%X\n", "PC", state->pc); in debug_print_sp_state()
397 ia_css_debug_dtrace(2, "\t%-32s: 0x%X\n", "Status register", in debug_print_sp_state()
399 ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is broken", state->is_broken); in debug_print_sp_state()
400 ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is idle", state->is_idle); in debug_print_sp_state()
401 ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is sleeping", in debug_print_sp_state()
403 ia_css_debug_dtrace(2, "\t%-32s: %d\n", "Is stalling", in debug_print_sp_state()
413 ia_css_debug_dtrace(2, "%s state:\n", cell); in debug_print_isp_state()
[all …]
/kernel/linux/linux-5.10/include/math-emu/
Ddouble.h12 published by the Free Software Foundation; either version 2 of the
33 #define _FP_FRACTBITS_D (2 * _FP_W_TYPE_SIZE)
47 ((_FP_W_TYPE)1 << (_FP_FRACBITS_D-2) % _FP_W_TYPE_SIZE)
73 #define FP_DECL_D(X) _FP_DECL(2,X)
74 #define FP_UNPACK_RAW_D(X,val) _FP_UNPACK_RAW_2(D,X,val)
75 #define FP_UNPACK_RAW_DP(X,val) _FP_UNPACK_RAW_2_P(D,X,val)
76 #define FP_PACK_RAW_D(val,X) _FP_PACK_RAW_2(D,val,X)
80 _FP_PACK_RAW_2_P(D,val,X); \
85 _FP_UNPACK_RAW_2(D,X,val); \
86 _FP_UNPACK_CANONICAL(D,2,X); \
[all …]
/kernel/linux/linux-6.6/include/math-emu/
Ddouble.h12 published by the Free Software Foundation; either version 2 of the
33 #define _FP_FRACTBITS_D (2 * _FP_W_TYPE_SIZE)
47 ((_FP_W_TYPE)1 << (_FP_FRACBITS_D-2) % _FP_W_TYPE_SIZE)
73 #define FP_DECL_D(X) _FP_DECL(2,X)
74 #define FP_UNPACK_RAW_D(X,val) _FP_UNPACK_RAW_2(D,X,val)
75 #define FP_UNPACK_RAW_DP(X,val) _FP_UNPACK_RAW_2_P(D,X,val)
76 #define FP_PACK_RAW_D(val,X) _FP_PACK_RAW_2(D,val,X)
80 _FP_PACK_RAW_2_P(D,val,X); \
85 _FP_UNPACK_RAW_2(D,X,val); \
86 _FP_UNPACK_CANONICAL(D,2,X); \
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/gt/shaders/clear_kernel/
Dhsw.asm10 * 2. Write 32x16 block of all "0" to render target buffer which indirectly clears
15 mov(1) f0.1<1>UW g1.2<0,1,0>UW { align1 1N };
31 * BTI 0: 2D Surface to help clear L3 (Render/Data Cache)
39 add(1) g1.2<1>UD g1.2<0,1,0>UD 0x00000001UD { align1 1N }; /* Loop count to del…
41 (+f0.0) jmpi(1) 352D { align1 WE_all 1N };
45 * IVB: sr0.0 :: [15:13]: MBZ, 12: HSID (Half-Slice ID), [11:8]EUID, [2:0] ThreadSlotID
46 * HSW: sr0.0 :: 15: MBZ, [14:13]: SliceID, 12: HSID (Half-Slice ID), [11:8]EUID, [2:0] ThreadSlotID
49 shr(1) g3<1>D sr0<0,1,0>D 12D { align1 1N };
50 and(1) g3<1>D g3<0,1,0>D 1D { align1 1N }; /* g3 has HSID */
51 shr(1) g3.1<1>D sr0<0,1,0>D 13D { align1 1N };
[all …]
Divb.asm10 * 2. Write 32x16 block of all "0" to render target buffer which indirectly clears
15 mov(1) f0.1<1>UW g1.2<0,1,0>UW { align1 1N };
31 * BTI 0: 2D Surface to help clear L3 (Render/Data Cache)
39 add(1) g1.2<1>UD g1.2<0,1,0>UD 0x00000001UD { align1 1N }; /* Loop count to del…
41 (+f0.0) jmpi(1) 44D { align1 WE_all 1N };
45 * IVB: sr0.0 :: [15:13]: MBZ, 12: HSID (Half-Slice ID), [11:8]EUID, [2:0] ThreadSlotID
46 * HSW: sr0.0 :: 15: MBZ, [14:13]: SliceID, 12: HSID (Half-Slice ID), [11:8]EUID, [2:0] ThreadSlotID
49 shr(1) g3<1>D sr0<0,1,0>D 12D { align1 1N };
50 and(1) g3<1>D g3<0,1,0>D 1D { align1 1N }; /* g3 has HSID */
51 shr(1) g3.1<1>D sr0<0,1,0>D 13D { align1 1N };
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gt/shaders/clear_kernel/
Dhsw.asm10 * 2. Write 32x16 block of all "0" to render target buffer which indirectly clears
15 mov(1) f0.1<1>UW g1.2<0,1,0>UW { align1 1N };
31 * BTI 0: 2D Surface to help clear L3 (Render/Data Cache)
39 add(1) g1.2<1>UD g1.2<0,1,0>UD 0x00000001UD { align1 1N }; /* Loop count to del…
41 (+f0.0) jmpi(1) 352D { align1 WE_all 1N };
45 * IVB: sr0.0 :: [15:13]: MBZ, 12: HSID (Half-Slice ID), [11:8]EUID, [2:0] ThreadSlotID
46 * HSW: sr0.0 :: 15: MBZ, [14:13]: SliceID, 12: HSID (Half-Slice ID), [11:8]EUID, [2:0] ThreadSlotID
49 shr(1) g3<1>D sr0<0,1,0>D 12D { align1 1N };
50 and(1) g3<1>D g3<0,1,0>D 1D { align1 1N }; /* g3 has HSID */
51 shr(1) g3.1<1>D sr0<0,1,0>D 13D { align1 1N };
[all …]
Divb.asm10 * 2. Write 32x16 block of all "0" to render target buffer which indirectly clears
15 mov(1) f0.1<1>UW g1.2<0,1,0>UW { align1 1N };
31 * BTI 0: 2D Surface to help clear L3 (Render/Data Cache)
39 add(1) g1.2<1>UD g1.2<0,1,0>UD 0x00000001UD { align1 1N }; /* Loop count to del…
41 (+f0.0) jmpi(1) 44D { align1 WE_all 1N };
45 * IVB: sr0.0 :: [15:13]: MBZ, 12: HSID (Half-Slice ID), [11:8]EUID, [2:0] ThreadSlotID
46 * HSW: sr0.0 :: 15: MBZ, [14:13]: SliceID, 12: HSID (Half-Slice ID), [11:8]EUID, [2:0] ThreadSlotID
49 shr(1) g3<1>D sr0<0,1,0>D 12D { align1 1N };
50 and(1) g3<1>D g3<0,1,0>D 1D { align1 1N }; /* g3 has HSID */
51 shr(1) g3.1<1>D sr0<0,1,0>D 13D { align1 1N };
[all …]
/kernel/linux/linux-5.10/arch/x86/crypto/
Ddes3_ede-asm_64.S80 movl val##d, RT0d; \
90 orl RT0d, val##d;
93 do_permutation(left##d, right##d, 4, 0x0f0f0f0f); \
94 do_permutation(left##d, right##d, 16, 0x0000ffff); \
95 do_permutation(right##d, left##d, 2, 0x33333333); \
96 do_permutation(right##d, left##d, 8, 0x00ff00ff); \
98 movl left##d, RW0d; \
99 roll $1, right##d; \
100 xorl right##d, RW0d; \
102 xorl RW0d, left##d; \
[all …]
/kernel/linux/linux-6.6/lib/crypto/
Ddes.c582 #define ROUND(L, R, A, B, K, d) \ argument
583 B = K[0]; A = K[1]; K += d; \
596 * PC2 lookup tables are organized as 2 consecutive sets of 4 interleaved
600 * After PC1 each of the variables a,b,c,d contains a 7 bit subset of C_i
604 #define T1(x) pt[2 * (x) + 0]
605 #define T2(x) pt[2 * (x) + 1]
606 #define T3(x) pt[2 * (x) + 2]
607 #define T4(x) pt[2 * (x) + 3]
609 #define DES_PC2(a, b, c, d) (T4(d) | T3(c) | T2(b) | T1(a)) argument
619 * alternating zero-one patterns in the C and D registers after Permuted
[all …]
/kernel/linux/linux-5.10/lib/crypto/
Ddes.c582 #define ROUND(L, R, A, B, K, d) \ argument
583 B = K[0]; A = K[1]; K += d; \
596 * PC2 lookup tables are organized as 2 consecutive sets of 4 interleaved
600 * After PC1 each of the variables a,b,c,d contains a 7 bit subset of C_i
604 #define T1(x) pt[2 * (x) + 0]
605 #define T2(x) pt[2 * (x) + 1]
606 #define T3(x) pt[2 * (x) + 2]
607 #define T4(x) pt[2 * (x) + 3]
609 #define DES_PC2(a, b, c, d) (T4(d) | T3(c) | T2(b) | T1(a)) argument
619 * alternating zero-one patterns in the C and D registers after Permuted
[all …]
/kernel/linux/linux-6.6/drivers/video/fbdev/
Dc2p_core.h22 static inline void _transp(u32 d[], unsigned int i1, unsigned int i2, in _transp() argument
25 u32 t = (d[i1] ^ (d[i2] >> shift)) & mask; in _transp()
27 d[i1] ^= t; in _transp()
28 d[i2] ^= t << shift; in _transp()
38 case 2: in get_mask()
60 static __always_inline void transp8(u32 d[], unsigned int n, unsigned int m) in transp8() argument
67 _transp(d, 0, 1, n, mask); in transp8()
69 _transp(d, 2, 3, n, mask); in transp8()
71 _transp(d, 4, 5, n, mask); in transp8()
73 _transp(d, 6, 7, n, mask); in transp8()
[all …]
/kernel/linux/linux-5.10/drivers/video/fbdev/
Dc2p_core.h22 static inline void _transp(u32 d[], unsigned int i1, unsigned int i2, in _transp() argument
25 u32 t = (d[i1] ^ (d[i2] >> shift)) & mask; in _transp()
27 d[i1] ^= t; in _transp()
28 d[i2] ^= t << shift; in _transp()
38 case 2: in get_mask()
60 static __always_inline void transp8(u32 d[], unsigned int n, unsigned int m) in transp8() argument
67 _transp(d, 0, 1, n, mask); in transp8()
69 _transp(d, 2, 3, n, mask); in transp8()
71 _transp(d, 4, 5, n, mask); in transp8()
73 _transp(d, 6, 7, n, mask); in transp8()
[all …]
/kernel/linux/linux-6.6/arch/powerpc/crypto/
Dmd5-asm.S61 #define R_00_15(a, b, c, d, w0, w1, p, q, off, k0h, k0l, k1h, k1l) \ argument
65 andc rT1,d,b; /* 1: f' = ~b and d */ \
71 addis w1,w1,k1h; /* 2: wk = w + k */ \
73 addi w1,w1,k1l; /* 2: wk = w + k' */ \
75 add d,d,w1; /* 2: a = a + wk */ \
77 and rT0,a,b; /* 2: f = b and c */ \
78 andc rT1,c,a; /* 2: f' = ~b and d */ \
79 or rT0,rT0,rT1; /* 2: f = f or f' */ \
80 add d,d,rT0; /* 2: a = a + f */ \
82 rotrwi d,d,q; /* 2: a = a rotl x */ \
[all …]
/kernel/linux/linux-5.10/arch/powerpc/crypto/
Dmd5-asm.S65 #define R_00_15(a, b, c, d, w0, w1, p, q, off, k0h, k0l, k1h, k1l) \ argument
69 andc rT1,d,b; /* 1: f' = ~b and d */ \
75 addis w1,w1,k1h; /* 2: wk = w + k */ \
77 addi w1,w1,k1l; /* 2: wk = w + k' */ \
79 add d,d,w1; /* 2: a = a + wk */ \
81 and rT0,a,b; /* 2: f = b and c */ \
82 andc rT1,c,a; /* 2: f' = ~b and d */ \
83 or rT0,rT0,rT1; /* 2: f = f or f' */ \
84 add d,d,rT0; /* 2: a = a + f */ \
86 rotrwi d,d,q; /* 2: a = a rotl x */ \
[all …]

12345678910>>...117