Home
last modified time | relevance | path

Searched +full:36 +full:- +full:41 (Results 1 – 25 of 1072) sorted by relevance

12345678910>>...43

/kernel/linux/linux-6.6/Documentation/translations/zh_CN/core-api/
Dpacking.rst1 .. SPDX-License-Identifier: GPL-2.0+
3 .. include:: ../disclaimer-zh_CN.rst
5 :Original: Documentation/core-api/packing.rst
22 --------
42 --------
46 - 将一个CPU可使用的数字打包到内存缓冲区中（具有硬件约束/特殊性）。
47 - 将内存缓冲区（具有硬件约束/特殊性）解压缩为一个CPU可使用的数字。
61 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
75 56 57 58 59 60 61 62 63 48 49 50 51 52 53 54 55 40 41 42 43 44 45 46 47 32 33 34 35 36 37 38 39
87 39 38 37 36 35 34 33 32 47 46 45 44 43 42 41 40 55 54 53 52 51 50 49 48 63 62 61 60 59 58 57 56
[all …]
/kernel/linux/linux-5.10/Documentation/core-api/
Dpacking.rst6 -----------------
10 One can memory-map a pointer to a carefully crafted struct over the hardware
23 were performed byte-by-byte. Also the code can easily get cluttered, and the
24 high-level idea might get lost among the many bit shifts required.
25 Many drivers take the bit-shifting approach and then attempt to reduce the
30 ------------
34 - Packing a CPU-usable number into a memory buffer (with hardware
36 - Unpacking a memory buffer (which has hardware constraints/quirks)
37 into a CPU-usable number.
55 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
[all …]
/kernel/linux/linux-6.6/Documentation/core-api/
Dpacking.rst6 -----------------
10 One can memory-map a pointer to a carefully crafted struct over the hardware
23 were performed byte-by-byte. Also the code can easily get cluttered, and the
24 high-level idea might get lost among the many bit shifts required.
25 Many drivers take the bit-shifting approach and then attempt to reduce the
30 ------------
34 - Packing a CPU-usable number into a memory buffer (with hardware
36 - Unpacking a memory buffer (which has hardware constraints/quirks)
37 into a CPU-usable number.
55 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
[all …]
/kernel/linux/linux-6.6/include/dt-bindings/clock/
Dimx8ulp-clock.h1 /* SPDX-License-Identifier: GPL-2.0+ OR MIT */
43 #define IMX8ULP_CLK_SPLL3_VCODIV 36
48 #define IMX8ULP_CLK_SPLL3_PFD2_DIV1_GATE 41
103 #define IMX8ULP_CLK_CGC2_FROSC_DIV2_GATE 36
108 #define IMX8ULP_CLK_AUD_CLK2 41
156 #define IMX8ULP_CLK_DMA1_CH22 36
161 #define IMX8ULP_CLK_DMA1_CH27 41
235 #define IMX8ULP_CLK_DMA2_CH16 36
240 #define IMX8ULP_CLK_DMA2_CH21 41
Dexynos5433.h1 /* SPDX-License-Identifier: GPL-2.0 */
40 #define CLK_MOUT_SCLK_MMC0_C 36
45 #define CLK_MOUT_SCLK_UART2 41
237 #define CLK_MOUT_SCLK_DECON_TV_ECLK_A 36
242 #define CLK_MOUT_SCLK_DSIM0_B 41
431 #define CLK_SCLK_UART0 36
436 #define CLK_PCLK_SCI 41
501 #define CLK_SCLK_SECKEY 36
506 #define CLK_SCLK_OTP_CON 41
544 #define CLK_PHYCLK_UFS_RX1_SYMBOL_PHY 36
[all …]
Dsamsung,exynosautov9.h1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
48 #define MOUT_CLKCMU_FSYS2_BUS 36
53 #define MOUT_CLKCMU_G3D00_SWITCH 41
221 #define CLK_GOUT_FSYS0_PCIE_GEN3B_4L_CLK 36
290 #define CLK_GOUT_PERIC0_PCLK_4 36
295 #define CLK_GOUT_PERIC0_PCLK_9 41
334 #define CLK_GOUT_PERIC1_PCLK_4 36
339 #define CLK_GOUT_PERIC1_PCLK_9 41
Dmt6797-clk.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Author: Kevin Chen <kevin-cw.chen@mediatek.com>
46 #define CLK_TOP_SYSPLL_D2 36
51 #define CLK_TOP_SYSPLL_D3 41
156 #define CLK_INFRA_MSDC2 36
161 #define CLK_INFRA_CPUM 41
250 #define CLK_MM_DPI_INTERFACE_CLOCK 36
255 #define CLK_MM_DSI0_INTERFACE_CLOCK 41
Dast2600-clock.h1 /* SPDX-License-Identifier: GPL-2.0-or-later OR MIT */
52 #define ASPEED_CLK_GATE_EMMCCLK 36
58 #define ASPEED_CLK_GATE_I3C4CLK 41
101 #define ASPEED_RESET_I3C1 41
107 #define ASPEED_RESET_PECI 36
Dmt8195-clk.h1 /* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
4 * Author: Chun-Jie Chen <chun-jie.chen@mediatek.com>
48 #define CLK_TOP_PWRAP_ULPOSC 36
53 #define CLK_TOP_DPI 41
297 #define CLK_INFRA_AO_MSDC1_SRC 36
302 #define CLK_INFRA_AO_DEBUGSYS 41
469 #define CLK_VPP0_MDP_COLOR 36
474 #define CLK_VPP0_WARP1_MDP_DL_ASYNC 41
580 #define CLK_VPP1_SVPP2_MDP_RSZ 36
585 #define CLK_VPP1_SVPP3_MDP_TDSHP 41
[all …]
Dmt2701-clk.h1 /* SPDX-License-Identifier: GPL-2.0-only */
46 #define CLK_TOP_UNIVPLL3_D8 36
51 #define CLK_TOP_MMPLL 41
258 #define CLK_PERI_NFI_ECC 36
263 #define CLK_PERI_HOST89_DVD 41
312 #define CLK_AUD_AFE_MRGIF 36
318 #define CLK_AUD_MMIF_UL5 41
468 #define CLK_BDP_RX_CSCL_N 36
473 #define CLK_BDP_RX_DP 41
/kernel/linux/linux-5.10/drivers/staging/media/rkvdec/
Drkvdec-h264.c1 // SPDX-License-Identifier: GPL-2.0
9 * Jeffy Chen <jeffy.chen@rock-chips.com>
12 #include <media/v4l2-h264.h>
13 #include <media/v4l2-mem2mem.h>
16 #include "rkvdec-regs.h"
136 /* Table 9-12 – Values of variables m and n for ctxIdx from 0 to 10 */
137 CABAC_ENTRY(0, 20, -15, 20, -15, 20, -15, 20, -15),
140 CABAC_ENTRY(3, 20, -15, 20, -15, 20, -15, 20, -15),
143 CABAC_ENTRY(6, -28, 127, -28, 127, -28, 127, -28, 127),
144 CABAC_ENTRY(7, -23, 104, -23, 104, -23, 104, -23, 104),
[all …]
/kernel/linux/linux-5.10/arch/arm/crypto/
Dsha512-core.S_shipped1 @ SPDX-License-Identifier: GPL-2.0
21 @ by gcc 3.4 and it spends ~72 clock cycles per byte [on single-issue
26 @ Rescheduling for dual-issue pipeline resulted in 6% improvement on
31 @ Profiler-assisted and platform-specific optimization resulted in 7%
37 @ one byte in 23.3 cycles or ~60% faster than integer-only code.
43 @ Technical writers asserted that 3-way S4 pipeline can sustain
45 @ not be observed, see https://www.openssl.org/~appro/Snapdragon-S4.html
46 @ for further details. On side note Cortex-A15 processes one byte in
52 @ h[0-7], namely with most significant dword at *lower* address, which
54 @ expected to maintain native byte order for whole 64-bit values.
[all …]
/kernel/linux/linux-6.6/drivers/staging/media/rkvdec/
Drkvdec-h264.c1 // SPDX-License-Identifier: GPL-2.0
9 * Jeffy Chen <jeffy.chen@rock-chips.com>
12 #include <media/v4l2-h264.h>
13 #include <media/v4l2-mem2mem.h>
16 #include "rkvdec-regs.h"
133 /* Table 9-12 – Values of variables m and n for ctxIdx from 0 to 10 */
134 CABAC_ENTRY(0, 20, -15, 20, -15, 20, -15, 20, -15),
137 CABAC_ENTRY(3, 20, -15, 20, -15, 20, -15, 20, -15),
140 CABAC_ENTRY(6, -28, 127, -28, 127, -28, 127, -28, 127),
141 CABAC_ENTRY(7, -23, 104, -23, 104, -23, 104, -23, 104),
[all …]
/kernel/linux/linux-5.10/arch/alpha/lib/
Dcopy_user.S1 /* SPDX-License-Identifier: GPL-2.0 */
9 * Notably, we have to make sure that $0 is always up-to-date and
21 .long 99b - .; \
22 lda $31, $exitin-99b($31); \
28 .long 99b - .; \
29 lda $31, $exitout-99b($31); \
41 beq $3,$36
56 beq $0,$41
58 $36:
78 beq $0,$41
[all …]
/kernel/linux/linux-6.6/arch/alpha/lib/
Dcopy_user.S1 /* SPDX-License-Identifier: GPL-2.0 */
9 * Notably, we have to make sure that $0 is always up-to-date and
21 .long 99b - .; \
22 lda $31, $exitin-99b($31); \
28 .long 99b - .; \
29 lda $31, $exitout-99b($31); \
41 beq $3,$36
56 beq $0,$41
58 $36:
78 beq $0,$41
[all …]
/kernel/linux/linux-5.10/include/dt-bindings/clock/
Dexynos5433.h1 /* SPDX-License-Identifier: GPL-2.0 */
40 #define CLK_MOUT_SCLK_MMC0_C 36
45 #define CLK_MOUT_SCLK_UART2 41
241 #define CLK_MOUT_SCLK_DECON_TV_ECLK_A 36
246 #define CLK_MOUT_SCLK_DSIM0_B 41
437 #define CLK_SCLK_UART0 36
442 #define CLK_PCLK_SCI 41
509 #define CLK_SCLK_SECKEY 36
514 #define CLK_SCLK_OTP_CON 41
554 #define CLK_PHYCLK_UFS_RX1_SYMBOL_PHY 36
[all …]
Dmt6797-clk.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Author: Kevin Chen <kevin-cw.chen@mediatek.com>
46 #define CLK_TOP_SYSPLL_D2 36
51 #define CLK_TOP_SYSPLL_D3 41
156 #define CLK_INFRA_MSDC2 36
161 #define CLK_INFRA_CPUM 41
250 #define CLK_MM_DPI_INTERFACE_CLOCK 36
255 #define CLK_MM_DSI0_INTERFACE_CLOCK 41
Dmt2701-clk.h1 /* SPDX-License-Identifier: GPL-2.0-only */
46 #define CLK_TOP_UNIVPLL3_D8 36
51 #define CLK_TOP_MMPLL 41
258 #define CLK_PERI_NFI_ECC 36
263 #define CLK_PERI_HOST89_DVD 41
312 #define CLK_AUD_AFE_MRGIF 36
318 #define CLK_AUD_MMIF_UL5 41
468 #define CLK_BDP_RX_CSCL_N 36
473 #define CLK_BDP_RX_DP 41
/kernel/linux/linux-5.10/drivers/staging/media/ipu3/
Dipu3-tables.c1 // SPDX-License-Identifier: GPL-2.0
4 #include "ipu3-tables.h"
25 { 0, 0, 122, 7, 7, -1, 0 },
26 { 0, -3, 122, 7, 10, -1, 0 },
27 { 0, -5, 121, 7, 14, -2, 0 },
28 { 0, -7, 120, 7, 18, -3, 0 },
29 { 0, -9, 118, 7, 23, -4, 0 },
30 { 0, -11, 116, 7, 27, -4, 0 },
31 { 0, -12, 113, 7, 32, -5, 0 },
32 { 0, -13, 110, 7, 37, -6, 0 },
[all …]
/kernel/linux/linux-6.6/drivers/staging/media/ipu3/
Dipu3-tables.c1 // SPDX-License-Identifier: GPL-2.0
4 #include "ipu3-tables.h"
25 { 0, 0, 122, 7, 7, -1, 0 },
26 { 0, -3, 122, 7, 10, -1, 0 },
27 { 0, -5, 121, 7, 14, -2, 0 },
28 { 0, -7, 120, 7, 18, -3, 0 },
29 { 0, -9, 118, 7, 23, -4, 0 },
30 { 0, -11, 116, 7, 27, -4, 0 },
31 { 0, -12, 113, 7, 32, -5, 0 },
32 { 0, -13, 110, 7, 37, -6, 0 },
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-mmp/
Dirqs.h1 /* SPDX-License-Identifier: GPL-2.0 */
8 #define IRQ_PXA168_NONE (-1)
37 #define IRQ_PXA168_MAIN_PMU 36
41 #define IRQ_PXA168_LCD 41
58 #define IRQ_PXA910_NONE (-1)
95 #define IRQ_PXA910_MAIN_PMU 36
100 #define IRQ_PXA910_LCD 41
120 #define IRQ_MMP2_NONE (-1)
153 #define IRQ_MMP2_WDT1 36
158 #define IRQ_MMP2_LCD 41
/kernel/linux/linux-5.10/drivers/gpu/drm/omapdrm/dss/
Ddispc_coefs.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
14 { 0, -4, 123, 9, 0 },
15 { 0, -4, 108, 24, 0 },
16 { 0, -2, 87, 43, 0 },
18 { 0, 43, 87, -2, 0 },
19 { 0, 24, 108, -4, 0 },
20 { 0, 9, 123, -4, 0 },
26 { 0, -2, 100, 30, 0 },
27 { 0, -2, 83, 47, 0 },
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/omapdrm/dss/
Ddispc_coefs.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2011 Texas Instruments Incorporated - https://www.ti.com/
14 { 0, -4, 123, 9, 0 },
15 { 0, -4, 108, 24, 0 },
16 { 0, -2, 87, 43, 0 },
18 { 0, 43, 87, -2, 0 },
19 { 0, 24, 108, -4, 0 },
20 { 0, 9, 123, -4, 0 },
26 { 0, -2, 100, 30, 0 },
27 { 0, -2, 83, 47, 0 },
[all …]
/kernel/linux/linux-5.10/drivers/video/fbdev/omap2/omapfb/dss/
Ddispc_coefs.c1 // SPDX-License-Identifier: GPL-2.0-only
16 { 0, -4, 123, 9, 0 },
17 { 0, -4, 108, 24, 0 },
18 { 0, -2, 87, 43, 0 },
20 { 0, 43, 87, -2, 0 },
21 { 0, 24, 108, -4, 0 },
22 { 0, 9, 123, -4, 0 },
28 { 0, -2, 100, 30, 0 },
29 { 0, -2, 83, 47, 0 },
31 { 0, 47, 83, -2, 0 },
[all …]
/kernel/linux/linux-6.6/drivers/video/fbdev/omap2/omapfb/dss/
Ddispc_coefs.c1 // SPDX-License-Identifier: GPL-2.0-only
16 { 0, -4, 123, 9, 0 },
17 { 0, -4, 108, 24, 0 },
18 { 0, -2, 87, 43, 0 },
20 { 0, 43, 87, -2, 0 },
21 { 0, 24, 108, -4, 0 },
22 { 0, 9, 123, -4, 0 },
28 { 0, -2, 100, 30, 0 },
29 { 0, -2, 83, 47, 0 },
31 { 0, 47, 83, -2, 0 },
[all …]

12345678910>>...43