Home
last modified time | relevance | path

Searched +full:3 +full:gbps (Results 1 – 25 of 290) sorted by relevance

12345678910>>...12

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/phy/
Dapm-xgene-phy.txt1 * APM X-Gene 15Gbps Multi-purpose PHY nodes
3 PHY nodes are defined to describe on-chip 15Gbps Multi-purpose PHY. Each
11 1 (SGMII), 2 (PCIe), 3 (USB), and 4 (XFI).
19 Two set of 3-tuple setting for each (up to 3)
25 Two set of 3-tuple setting for each (up to 3)
27 - apm,tx-boost-gain : Frequency boost AC (LSB 3-bit) and DC (2-bit)
28 gain control. Two set of 3-tuple setting for each
29 (up to 3) supported link speed on the host. Range is
30 between 0 to 31 in unit of dB. Default is 3.
31 - apm,tx-amplitude : Amplitude control. Two set of 3-tuple setting for
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/phy/
Dapm-xgene-phy.txt1 * APM X-Gene 15Gbps Multi-purpose PHY nodes
3 PHY nodes are defined to describe on-chip 15Gbps Multi-purpose PHY. Each
11 1 (SGMII), 2 (PCIe), 3 (USB), and 4 (XFI).
19 Two set of 3-tuple setting for each (up to 3)
25 Two set of 3-tuple setting for each (up to 3)
27 - apm,tx-boost-gain : Frequency boost AC (LSB 3-bit) and DC (2-bit)
28 gain control. Two set of 3-tuple setting for each
29 (up to 3) supported link speed on the host. Range is
30 between 0 to 31 in unit of dB. Default is 3.
31 - apm,tx-amplitude : Amplitude control. Two set of 3-tuple setting for
[all …]
/kernel/linux/linux-5.10/drivers/scsi/mvsas/
Dmv_94xx.h72 /* ports 1-3 follow after this */
79 /* ports 1-3 follow after this */
84 /* ports 1-3 follow after this */
91 /* phys 1-3 follow after this */
94 /* phys 1-3 follow after this */
123 VSR_PHY_MODE11 = 0x0B * 4, /* Event Counter 3 */
144 MVS_IRQ_COM_IN_I2O_IOP3 = (1 << 3),
180 * bit 2: 6Gbps support
181 * bit 1: 3Gbps support
182 * bit 0: 1.5Gbps support
[all …]
/kernel/linux/linux-6.6/drivers/scsi/mvsas/
Dmv_94xx.h72 /* ports 1-3 follow after this */
79 /* ports 1-3 follow after this */
84 /* ports 1-3 follow after this */
91 /* phys 1-3 follow after this */
94 /* phys 1-3 follow after this */
123 VSR_PHY_MODE11 = 0x0B * 4, /* Event Counter 3 */
144 MVS_IRQ_COM_IN_I2O_IOP3 = (1 << 3),
180 * bit 2: 6Gbps support
181 * bit 1: 3Gbps support
182 * bit 0: 1.5Gbps support
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/media/i2c/
Dmaxim,max96712.yaml21 Each GMSL2 serial link operates at a fixed rate of 3Gbps or 6Gbps in the
23 MAX96712 can be paired with first-generation 3.12Gbps or 1.5Gbps GMSL1
24 serializers or operate up to 3.12Gbps with GMSL2 serializers in GMSL1 mode.
52 port@3:
54 description: GMSL Input 3
112 data-lanes = <1 2 3 4>;
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/inc/
Dsmu11_driver_if_arcturus.h59 #define FEATURE_DPM_SOCCLK_BIT 3
190 #define THROTTLER_TEMP_MEM_BIT 3
215 #define WORKLOAD_PPLIB_COMPUTE_BIT 3
312 uint8_t Padding[3];
429 XGMI_LINK_RATE_2 = 2, // 2Gbps
430 XGMI_LINK_RATE_4 = 4, // 4Gbps
431 XGMI_LINK_RATE_8 = 8, // 8Gbps
432 XGMI_LINK_RATE_12 = 12, // 12Gbps
433 XGMI_LINK_RATE_16 = 16, // 16Gbps
434 XGMI_LINK_RATE_17 = 17, // 17Gbps
[all …]
Dsmu11_driver_if_sienna_cichlid.h79 #define FEATURE_DPM_UCLK_BIT 3
197 #define THROTTLER_TEMP_MEM_BIT 3
220 #define FW_DSTATE_MP0_DS_BIT 3
501 XGMI_LINK_RATE_2 = 2, // 2Gbps
502 XGMI_LINK_RATE_4 = 4, // 4Gbps
503 XGMI_LINK_RATE_8 = 8, // 8Gbps
504 XGMI_LINK_RATE_12 = 12, // 12Gbps
505 XGMI_LINK_RATE_16 = 16, // 16Gbps
506 XGMI_LINK_RATE_17 = 17, // 17Gbps
507 XGMI_LINK_RATE_18 = 18, // 18Gbps
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
Dsmu11_driver_if_arcturus.h59 #define FEATURE_DPM_SOCCLK_BIT 3
190 #define THROTTLER_TEMP_MEM_BIT 3
215 #define WORKLOAD_PPLIB_COMPUTE_BIT 3
312 uint8_t Padding[3];
429 XGMI_LINK_RATE_2 = 2, // 2Gbps
430 XGMI_LINK_RATE_4 = 4, // 4Gbps
431 XGMI_LINK_RATE_8 = 8, // 8Gbps
432 XGMI_LINK_RATE_12 = 12, // 12Gbps
433 XGMI_LINK_RATE_16 = 16, // 16Gbps
434 XGMI_LINK_RATE_17 = 17, // 17Gbps
[all …]
Dsmu11_driver_if_sienna_cichlid.h79 #define FEATURE_DPM_UCLK_BIT 3
198 #define THROTTLER_TEMP_MEM_BIT 3
222 #define FW_DSTATE_MP0_DS_BIT 3
524 XGMI_LINK_RATE_2 = 2, // 2Gbps
525 XGMI_LINK_RATE_4 = 4, // 4Gbps
526 XGMI_LINK_RATE_8 = 8, // 8Gbps
527 XGMI_LINK_RATE_12 = 12, // 12Gbps
528 XGMI_LINK_RATE_16 = 16, // 16Gbps
529 XGMI_LINK_RATE_17 = 17, // 17Gbps
530 XGMI_LINK_RATE_18 = 18, // 18Gbps
[all …]
/kernel/linux/linux-6.6/drivers/net/ethernet/ezchip/
Dnps_enet.h59 /* Gbps Eth MAC Configuration 0 register masks and shifts */
67 #define CFG_0_TX_PAD_EN_SHIFT 3
93 /* Gbps Eth MAC Configuration 1 register masks and shifts */
103 /* Gbps Eth MAC Configuration 2 register masks and shifts */
119 /* Gbps Eth MAC Configuration 3 register masks and shifts */
127 #define CFG_3_REDIRECT_CBFC_SEL_SHIFT 3
/kernel/linux/linux-5.10/drivers/net/ethernet/ezchip/
Dnps_enet.h59 /* Gbps Eth MAC Configuration 0 register masks and shifts */
67 #define CFG_0_TX_PAD_EN_SHIFT 3
93 /* Gbps Eth MAC Configuration 1 register masks and shifts */
103 /* Gbps Eth MAC Configuration 2 register masks and shifts */
119 /* Gbps Eth MAC Configuration 3 register masks and shifts */
127 #define CFG_3_REDIRECT_CBFC_SEL_SHIFT 3
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/
Ddc_dp_types.h49 LINK_RATE_LOW = 0x06, // Rate_1 (RBR) - 1.62 Gbps/Lane
50 LINK_RATE_RATE_2 = 0x08, // Rate_2 - 2.16 Gbps/Lane
51 LINK_RATE_RATE_3 = 0x09, // Rate_3 - 2.43 Gbps/Lane
52 LINK_RATE_HIGH = 0x0A, // Rate_4 (HBR) - 2.70 Gbps/Lane
53 LINK_RATE_RBR2 = 0x0C, // Rate_5 (RBR2)- 3.24 Gbps/Lane
54 LINK_RATE_RATE_6 = 0x10, // Rate_6 - 4.32 Gbps/Lane
55 LINK_RATE_HIGH2 = 0x14, // Rate_7 (HBR2)- 5.40 Gbps/Lane
56 LINK_RATE_HIGH3 = 0x1E // Rate_8 (HBR3)- 8.10 Gbps/Lane
271 uint8_t DWN_STRM_PORTX_TYPE:3;
303 uint8_t RESERVED:3;
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/
Ddc_dp_types.h50 LINK_RATE_LOW = 0x06, // Rate_1 (RBR) - 1.62 Gbps/Lane
51 LINK_RATE_RATE_2 = 0x08, // Rate_2 - 2.16 Gbps/Lane
52 LINK_RATE_RATE_3 = 0x09, // Rate_3 - 2.43 Gbps/Lane
53 LINK_RATE_HIGH = 0x0A, // Rate_4 (HBR) - 2.70 Gbps/Lane
54 LINK_RATE_RBR2 = 0x0C, // Rate_5 (RBR2) - 3.24 Gbps/Lane
55 LINK_RATE_RATE_6 = 0x10, // Rate_6 - 4.32 Gbps/Lane
56 LINK_RATE_HIGH2 = 0x14, // Rate_7 (HBR2) - 5.40 Gbps/Lane
57 LINK_RATE_RATE_8 = 0x19, // Rate_8 - 6.75 Gbps/Lane
58 LINK_RATE_HIGH3 = 0x1E, // Rate_9 (HBR3) - 8.10 Gbps/Lane
62 LINK_RATE_UHBR10 = 1000, // UHBR10 - 10.0 Gbps/Lane
[all …]
/kernel/linux/linux-5.10/tools/testing/selftests/drivers/net/mlxsw/
Dsch_red_core.sh3 # This test sends a >1Gbps stream of traffic from H1, to the switch, which
4 # forwards it to a 1Gbps port. This 1Gbps stream is then looped back to the
5 # switch and forwarded to the port under test $swp3, which is also 1Gbps.
35 # | >1Gbps |
60 # | | | 1Gbps
137 # Prevent this by setting the speed of $h2 to 1Gbps.
151 host_create $h3 3
288 ping_test $h1.10 $(ipaddr 3 10) " from host 1, vlan 10"
289 ping_test $h1.11 $(ipaddr 3 11) " from host 1, vlan 11"
290 ping_test $h2.10 $(ipaddr 3 10) " from host 2, vlan 10"
[all …]
Dqos_mc_aware.sh39 # | >1Gbps | | >1Gbps |
48 # | | 1Gbps bottleneck |
133 tc qdisc replace dev $swp3 root handle 3: \
175 tc qdisc del dev $swp3 root handle 3:
264 # degradation on 1Gbps link.
/kernel/linux/linux-6.6/tools/testing/selftests/drivers/net/mlxsw/
Dqos_mc_aware.sh39 # | >1Gbps | | >1Gbps |
48 # | | 1Gbps bottleneck |
132 tc qdisc replace dev $swp3 root handle 3: tbf rate 1gbit \
134 tc qdisc replace dev $swp3 parent 3:3 handle 33: \
178 tc qdisc del dev $swp3 parent 3:3 handle 33:
179 tc qdisc del dev $swp3 root handle 3:
267 # degradation on 1Gbps link.
Dsch_red_core.sh3 # This test sends a >1Gbps stream of traffic from H1, to the switch, which
4 # forwards it to a 1Gbps port. This 1Gbps stream is then looped back to the
5 # switch and forwarded to the port under test $swp3, which is also 1Gbps.
35 # | >1Gbps |
60 # | | | 1Gbps
138 # 1Gbps.
153 host_create $h3 3
287 ping_test $h1.10 $(ipaddr 3 10) " from host 1, vlan 10"
288 ping_test $h1.11 $(ipaddr 3 11) " from host 1, vlan 11"
289 ping_test $h2.10 $(ipaddr 3 10) " from host 2, vlan 10"
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/hisilicon/hns3/hns3pf/
Dhclge_main.h97 #define HCLGE_RSS_HASH_ALGO_MASK GENMASK(3, 0)
101 #define HCLGE_RSS_INPUT_TUPLE_OTHER GENMASK(3, 0)
106 #define HCLGE_S_IP_BIT BIT(3)
158 #define HCLGE_VF_ID_S 3
159 #define HCLGE_VF_ID_M GENMASK(10, 3)
162 #define HCLGE_NETWORK_PORT_ID_M GENMASK(3, 0)
198 #define HCLGE_SUPPORT_50G_BIT BIT(3)
239 HCLGE_MAC_SPEED_1G = 1000, /* 1000 Mbps = 1 Gbps */
240 HCLGE_MAC_SPEED_10G = 10000, /* 10000 Mbps = 10 Gbps */
241 HCLGE_MAC_SPEED_25G = 25000, /* 25000 Mbps = 25 Gbps */
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/meson/
Dmeson_dw_hdmi.c305 /* 5.94Gbps, 3.7125Gbps */ in meson_hdmi_phy_setup_mode()
309 /* 2.97Gbps */ in meson_hdmi_phy_setup_mode()
313 /* 1.485Gbps */ in meson_hdmi_phy_setup_mode()
324 /* 5.94Gbps, 3.7125Gbps */ in meson_hdmi_phy_setup_mode()
328 /* 2.97Gbps */ in meson_hdmi_phy_setup_mode()
332 /* 1.485Gbps, and below */ in meson_hdmi_phy_setup_mode()
339 /* 5.94Gbps, 3.7125Gbps */ in meson_hdmi_phy_setup_mode()
344 /* 2.97Gbps */ in meson_hdmi_phy_setup_mode()
349 /* 1.485Gbps, and below */ in meson_hdmi_phy_setup_mode()
419 /* Reset PHY 3 times in a row */ in dw_hdmi_phy_init()
/kernel/linux/linux-6.6/include/rdma/
Dopa_port_info.h30 #define OPA_LINKDOWN_REASON_PKT_TOO_LONG 3
87 /* 3-7; 11-15 reserved; 8-15 cleared on Polling->LinkUp */
96 #define OPA_LINK_SPEED_NOP 0x0000 /* Reserved (1-5 Gbps) */
97 #define OPA_LINK_SPEED_12_5G 0x0001 /* 12.5 Gbps */
98 #define OPA_LINK_SPEED_25G 0x0002 /* 25.78125? Gbps (EDR) */
110 #define OPA_CAP_MASK3_IsSharedSpaceSupported (1 << 3)
119 OPA_PORT_PHYS_CONF_VARIABLE = 3,
217 OPA_PI_MASK_BUF_UNIT_CREDIT_ACK = (0x00000003 << 3),
229 OPA_PI_MASK_NEIGH_MGMT_ALLOWED = (0x01 << 3),
259 u8 cap; /* 3 res, 5 bits */
[all …]
/kernel/linux/linux-5.10/include/rdma/
Dopa_port_info.h30 #define OPA_LINKDOWN_REASON_PKT_TOO_LONG 3
87 /* 3-7; 11-15 reserved; 8-15 cleared on Polling->LinkUp */
96 #define OPA_LINK_SPEED_NOP 0x0000 /* Reserved (1-5 Gbps) */
97 #define OPA_LINK_SPEED_12_5G 0x0001 /* 12.5 Gbps */
98 #define OPA_LINK_SPEED_25G 0x0002 /* 25.78125? Gbps (EDR) */
110 #define OPA_CAP_MASK3_IsSharedSpaceSupported (1 << 3)
119 OPA_PORT_PHYS_CONF_VARIABLE = 3,
217 OPA_PI_MASK_BUF_UNIT_CREDIT_ACK = (0x00000003 << 3),
229 OPA_PI_MASK_NEIGH_MGMT_ALLOWED = (0x01 << 3),
259 u8 cap; /* 3 res, 5 bits */
[all …]
/kernel/linux/linux-6.6/arch/arm64/boot/dts/marvell/
Darmada-8040-puzzle-m801.dts37 v_3_3: regulator-3-3v {
80 los-gpios = <&sfpplus_gpio 3 GPIO_ACTIVE_HIGH>;
108 /* SFP+ port 2: 10 Gbps indicator */
114 led-3 {
115 /* SFP+ port 2: 1 Gbps indicator */
117 function-enumerator = <3>;
122 /* SFP+ port 1: 10 Gbps indicator */
129 /* SFP+ port 1: 1 Gbps indicator */
/kernel/linux/linux-6.6/drivers/net/ethernet/hisilicon/hns3/hns3pf/
Dhclge_main.h137 #define HCLGE_VF_ID_S 3
138 #define HCLGE_VF_ID_M GENMASK(10, 3)
141 #define HCLGE_NETWORK_PORT_ID_M GENMASK(3, 0)
188 #define HCLGE_SUPPORT_50G_BIT BIT(3)
235 HCLGE_MAC_SPEED_1G = 1000, /* 1000 Mbps = 1 Gbps */
236 HCLGE_MAC_SPEED_10G = 10000, /* 10000 Mbps = 10 Gbps */
237 HCLGE_MAC_SPEED_25G = 25000, /* 25000 Mbps = 25 Gbps */
238 HCLGE_MAC_SPEED_40G = 40000, /* 40000 Mbps = 40 Gbps */
239 HCLGE_MAC_SPEED_50G = 50000, /* 50000 Mbps = 50 Gbps */
240 HCLGE_MAC_SPEED_100G = 100000, /* 100000 Mbps = 100 Gbps */
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/
Dintel_cx0_phy.c178 /* 3 tries is assumed to be enough to read successfully */ in __intel_cx0_read()
179 for (i = 0; i < 3; i++) { in __intel_cx0_read()
257 /* 3 tries is assumed to be enough to write successfully */ in __intel_cx0_write()
258 for (i = 0; i < 3; i++) { in __intel_cx0_write()
376 intel_cx0_rmw(i915, encoder->port, INTEL_CX0_BOTH_LANES, PHY_C10_VDR_CMN(3), in intel_cx0_phy_set_signal_levels()
433 .pll[3] = 0x1,
459 .pll[3] = 0x1,
485 .pll[3] = 0x1,
511 .pll[3] = 0x0,
537 .pll[3] = 0x1,
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/
Dintel_dp_link_training.c34 link_status[3], link_status[4], link_status[5]); in intel_dp_dump_link_status()
288 * or for 1.4 devices that support it, training Pattern 3 for HBR2
308 "8.1 Gbps link rate without source HBR3/TPS4 support\n"); in intel_dp_training_pattern()
311 "8.1 Gbps link rate without sink TPS4 support\n"); in intel_dp_training_pattern()
325 ">=5.4/6.48 Gbps link rate without source HBR2/TPS3 support\n"); in intel_dp_training_pattern()
328 ">=5.4/6.48 Gbps link rate without sink TPS3 support\n"); in intel_dp_training_pattern()
344 /* Scrambling is disabled for TPS2/3 and enabled for TPS4 */ in intel_dp_link_training_channel_equalization()

12345678910>>...12