Home
last modified time | relevance | path

Searched +full:64 +full:kb (Results 1 – 25 of 1099) sorted by relevance

12345678910>>...44

/kernel/linux/linux-6.6/tools/testing/selftests/bpf/prog_tests/
Dxdp_adjust_tail.c101 /* Test case-64 */ in test_xdp_adjust_tail_grow2()
103 tattr.data_size_in = 64; /* Determine test case via pkt size */ in test_xdp_adjust_tail_grow2()
108 ASSERT_EQ(errno, ENOSPC, "case-64 errno"); /* Due limit copy_size in bpf_test_finish */ in test_xdp_adjust_tail_grow2()
109 ASSERT_EQ(tattr.retval, XDP_TX, "case-64 retval"); in test_xdp_adjust_tail_grow2()
110 ASSERT_EQ(tattr.data_size_out, 192, "case-64 data_size_out"); /* Expected grow size */ in test_xdp_adjust_tail_grow2()
113 ASSERT_EQ(buf[0], 1, "case-64-data buf[0]"); /* 0-63 memset to 1 */ in test_xdp_adjust_tail_grow2()
114 ASSERT_EQ(buf[63], 1, "case-64-data buf[63]"); in test_xdp_adjust_tail_grow2()
115 ASSERT_EQ(buf[64], 0, "case-64-data buf[64]"); /* 64-127 memset to 0 */ in test_xdp_adjust_tail_grow2()
116 ASSERT_EQ(buf[127], 0, "case-64-data buf[127]"); in test_xdp_adjust_tail_grow2()
117 ASSERT_EQ(buf[128], 1, "case-64-data buf[128]"); /* 128-191 memset to 1 */ in test_xdp_adjust_tail_grow2()
[all …]
/kernel/linux/linux-6.6/arch/ia64/
DKconfig72 The Itanium Processor Family is Intel's 64-bit successor to
73 the 32-bit X86 line. The IA-64 Linux project has a home
77 config 64BIT
129 Select your IA-64 processor type. The default is Itanium.
130 This choice is safe for all IA-64 systems, but may not perform
145 bool "4KB"
147 This lets you select the page size of the kernel. For best IA-64
148 performance, a page size of 8KB or 16KB is recommended. For best
149 IA-32 compatibility, a page size of 4KB should be selected (the vast
151 size). For Itanium 2 or newer systems, a page size of 64KB can also
[all …]
/kernel/linux/linux-5.10/arch/x86/pci/
Dce4100.c45 #define KB (1024) macro
106 DEFINE_REG(2, 1, 0x10, (64*KB), reg_init, reg_read, reg_write)
107 DEFINE_REG(3, 0, 0x10, (64*KB), reg_init, reg_read, reg_write)
108 DEFINE_REG(4, 0, 0x10, (128*KB), reg_init, reg_read, reg_write)
109 DEFINE_REG(4, 1, 0x10, (128*KB), reg_init, reg_read, reg_write)
110 DEFINE_REG(6, 0, 0x10, (512*KB), reg_init, reg_read, reg_write)
111 DEFINE_REG(6, 1, 0x10, (512*KB), reg_init, reg_read, reg_write)
112 DEFINE_REG(6, 2, 0x10, (64*KB), reg_init, reg_read, reg_write)
114 DEFINE_REG(8, 1, 0x10, (64*KB), reg_init, reg_read, reg_write)
115 DEFINE_REG(8, 2, 0x10, (64*KB), reg_init, reg_read, reg_write)
[all …]
/kernel/linux/linux-6.6/arch/x86/pci/
Dce4100.c45 #define KB (1024) macro
106 DEFINE_REG(2, 1, 0x10, (64*KB), reg_init, reg_read, reg_write)
107 DEFINE_REG(3, 0, 0x10, (64*KB), reg_init, reg_read, reg_write)
108 DEFINE_REG(4, 0, 0x10, (128*KB), reg_init, reg_read, reg_write)
109 DEFINE_REG(4, 1, 0x10, (128*KB), reg_init, reg_read, reg_write)
110 DEFINE_REG(6, 0, 0x10, (512*KB), reg_init, reg_read, reg_write)
111 DEFINE_REG(6, 1, 0x10, (512*KB), reg_init, reg_read, reg_write)
112 DEFINE_REG(6, 2, 0x10, (64*KB), reg_init, reg_read, reg_write)
114 DEFINE_REG(8, 1, 0x10, (64*KB), reg_init, reg_read, reg_write)
115 DEFINE_REG(8, 2, 0x10, (64*KB), reg_init, reg_read, reg_write)
[all …]
/kernel/linux/linux-5.10/arch/sh/mm/
DKconfig23 range 9 64 if PAGE_SIZE_16KB
25 range 7 64 if PAGE_SIZE_64KB
27 range 11 64
41 The page size is not necessarily 4KB. Keep this in mind when
167 bool "4kB"
172 bool "8kB"
175 This enables 8kB pages as supported by SH-X2 and later MMUs.
178 bool "16kB"
181 This enables 16kB pages on MMU-less SH systems.
184 bool "64kB"
[all …]
/kernel/linux/linux-6.6/arch/parisc/
DKconfig5 select ARCH_32BIT_OFF_T if !64BIT
17 select ARCH_SPLIT_ARG64 if !64BIT
37 select GENERIC_ATOMIC64 if !64BIT
86 select HAVE_FUNCTION_DESCRIPTORS if 64BIT
120 select GENERIC_BUG_RELATIVE_POINTERS if 64BIT
139 default 18 if 64BIT
146 default 18 if 64BIT
173 default 3 if 64BIT && PARISC_PAGE_SIZE_4KB
190 Specifying "PA8000" here will allow you to select a 64-bit kernel
197 712, 715/64, 715/80, 715/100, 715/100XC, 725/100, 743, 748,
[all …]
/kernel/linux/linux-6.6/Documentation/admin-guide/cgroup-v1/
Dhugetlb.rst34 For a system supporting three hugepage sizes (64k, 32M and 1G), the control
46 hugetlb.64KB.limit_in_bytes
47 hugetlb.64KB.max_usage_in_bytes
48 hugetlb.64KB.numa_stat
49 hugetlb.64KB.usage_in_bytes
50 hugetlb.64KB.failcnt
51 hugetlb.64KB.rsvd.limit_in_bytes
52 hugetlb.64KB.rsvd.max_usage_in_bytes
53 hugetlb.64KB.rsvd.usage_in_bytes
54 hugetlb.64KB.rsvd.failcnt
/kernel/linux/linux-5.10/arch/ia64/
DKconfig63 The Itanium Processor Family is Intel's 64-bit successor to
64 the 32-bit X86 line. The IA-64 Linux project has a home
68 config 64BIT
131 Select your IA-64 processor type. The default is Itanium.
132 This choice is safe for all IA-64 systems, but may not perform
147 bool "4KB"
149 This lets you select the page size of the kernel. For best IA-64
150 performance, a page size of 8KB or 16KB is recommended. For best
151 IA-32 compatibility, a page size of 4KB should be selected (the vast
153 size). For Itanium 2 or newer systems, a page size of 64KB can also
[all …]
/kernel/linux/linux-5.10/Documentation/admin-guide/cgroup-v1/
Dhugetlb.rst33 For a system supporting three hugepage sizes (64k, 32M and 1G), the control
44 hugetlb.64KB.limit_in_bytes
45 hugetlb.64KB.max_usage_in_bytes
46 hugetlb.64KB.usage_in_bytes
47 hugetlb.64KB.failcnt
48 hugetlb.64KB.rsvd.limit_in_bytes
49 hugetlb.64KB.rsvd.max_usage_in_bytes
50 hugetlb.64KB.rsvd.usage_in_bytes
51 hugetlb.64KB.rsvd.failcnt
/kernel/linux/linux-5.10/arch/parisc/
DKconfig4 select ARCH_32BIT_OFF_T if !64BIT
33 select GENERIC_ATOMIC64 if !64BIT
88 default "arch/parisc/configs/generic-32bit_defconfig" if !64BIT
89 default "arch/parisc/configs/generic-64bit_defconfig" if 64BIT
139 default 3 if 64BIT && PARISC_PAGE_SIZE_4KB
160 Specifying "PA8000" here will allow you to select a 64-bit kernel
167 712, 715/64, 715/80, 715/100, 715/100XC, 725/100, 743, 748,
227 config 64BIT
228 bool "64-bit kernel"
231 Enable this if you want to support 64bit kernel on PA-RISC platform.
[all …]
/kernel/linux/linux-6.6/arch/sh/mm/
DKconfig35 The page size is not necessarily 4KB. Keep this in mind when
155 bool "4kB"
160 bool "8kB"
163 This enables 8kB pages as supported by SH-X2 and later MMUs.
166 bool "16kB"
169 This enables 16kB pages on MMU-less SH systems.
172 bool "64kB"
175 This enables support for 64kB pages, possible on all SH-4
187 bool "64kB"
191 bool "256kB"
[all …]
/kernel/linux/linux-5.10/arch/loongarch/
DKconfig46 select ARCH_USE_CMPXCHG_LOCKREF if 64BIT
54 select GENERIC_ATOMIC64 if !64BIT
82 select HAVE_ARCH_KASAN if 64BIT
98 select HAVE_EBPF_JIT if 64BIT
127 select HAVE_VIRT_CPU_ACCOUNTING_GEN if 64BIT || !SMP
149 bool "Loongson 64-bit family of machines"
170 This enables the support of Loongson 64-bit family of machines. These
221 bool "Loongson 64-bit CPU"
232 The Loongson 64-bit processor implements the LoongArch64 (the 64-bit
270 actually benefits from 64-bit processing or if your machine has
[all …]
/kernel/linux/linux-6.6/arch/loongarch/
DKconfig182 config 64BIT
221 def_bool 64BIT
276 default 16KB_3LEVEL if 64BIT
283 bool "4KB with 3 levels"
287 This option selects 4KB page size with 3 level page tables, which
291 bool "4KB with 4 levels"
295 This option selects 4KB page size with 4 level page tables, which
299 bool "16KB with 2 levels"
303 This option selects 16KB page size with 2 level page tables, which
307 bool "16KB with 3 levels"
[all …]
/kernel/linux/linux-5.10/drivers/w1/slaves/
DKconfig15 tristate "Simple 64bit memory family implementation"
18 simple 64bit memory rom(ds2401/ds2411/ds1990*) to your wire.
74 organized as 7 pages of 16 bytes each with 64bit
86 tristate "1kb EEPROM family support (DS2431)"
89 1kb EEPROM family device (DS2431)
92 tristate "4kb EEPROM family support (DS2433)"
95 4kb EEPROM family device (DS2433).
113 tristate "512b/1kb/16kb EPROM family support"
117 512b/1kb/16kb EPROM family device (DS250x).
151 4kb EEPROM with PIO family device (DS28E04).
/kernel/linux/linux-6.6/drivers/w1/slaves/
DKconfig15 tristate "Simple 64bit memory family implementation"
18 simple 64bit memory rom(ds2401/ds2411/ds1990*) to your wire.
74 organized as 7 pages of 16 bytes each with 64bit
86 tristate "1kb EEPROM family support (DS2431)"
89 1kb EEPROM family device (DS2431)
92 tristate "4kb EEPROM family support (DS2433)"
95 4kb EEPROM family device (DS2433).
113 tristate "512b/1kb/16kb EPROM family support"
117 512b/1kb/16kb EPROM family device (DS250x).
151 4kb EEPROM with PIO family device (DS28E04).
/kernel/linux/linux-5.10/Documentation/arm64/
Dmemory.rst9 tables with a 4KB page size and up to 3 levels with a 64KB page size.
12 with the 4KB page configuration, allowing 39-bit (512GB) or 48-bit
14 64KB pages, only 2 levels of translation tables, allowing 42-bit (4TB)
18 only available when running with a 64KB page size and expands the
29 AArch64 Linux memory layout with 4KB pages + 4 levels (48-bit)::
40 fffffdfffe5f9000 fffffdfffe9fffff 4124KB fixed mappings
48 AArch64 Linux memory layout with 64KB pages + 3 levels (52-bit with HW support)::
60 fffffc1ffe590000 fffffc1ffe9fffff 4544KB fixed mappings
68 Translation table lookup with 4KB pages::
83 Translation table lookup with 64KB pages::
[all …]
/kernel/linux/linux-5.10/arch/powerpc/include/asm/book3s/64/
Dhash-4k.h5 #define H_PTE_INDEX_SIZE 9 // size: 8B << 9 = 4KB, maps: 2^9 x 4KB = 2MB
6 #define H_PMD_INDEX_SIZE 7 // size: 8B << 7 = 1KB, maps: 2^7 x 2MB = 256MB
7 #define H_PUD_INDEX_SIZE 9 // size: 8B << 9 = 4KB, maps: 2^9 x 256MB = 128GB
8 #define H_PGD_INDEX_SIZE 9 // size: 8B << 9 = 4KB, maps: 2^9 x 128GB = 64TB
11 * Each context is 512TB. But on 4k we restrict our max TASK size to 64TB
12 * Hence also limit max EA bits to 64TB.
18 * Our page table limit us to 64TB. For 64TB physical memory, we only need 64GB
93 * 4K PTE format is different from 64K PTE format. Saving the hash_slot is just
94 * a matter of returning the PTE bits that need to be modified. On 64K PTE,
Dradix-64k.h6 * For 64K page size supported index is 13/9/9/5
8 #define RADIX_PTE_INDEX_SIZE 5 // size: 8B << 5 = 256B, maps 2^5 x 64K = 2MB
9 #define RADIX_PMD_INDEX_SIZE 9 // size: 8B << 9 = 4KB, maps 2^9 x 2MB = 1GB
10 #define RADIX_PUD_INDEX_SIZE 9 // size: 8B << 9 = 4KB, maps 2^9 x 1GB = 512GB
11 #define RADIX_PGD_INDEX_SIZE 13 // size: 8B << 13 = 64KB, maps 2^13 x 512GB = 4PB
/kernel/linux/linux-6.6/Documentation/translations/zh_CN/arch/arm64/
Dmemory.txt33 页大小为 4KB 的 4 级转换表和页大小为 64KB 的 3 级转换表。
35 AArch64 Linux 使用 3 级或 4 级转换表,其页大小配置为 4KB,对于用户和内核
37 对于页大小为 64KB的配置,仅使用 2 级转换表,有 42-bit (4TB) 的虚拟地址空间,但内存布局相同。
45 AArch64 Linux 在页大小为 4KB,并使用 3 级转换表时的内存布局:
53 AArch64 Linux 在页大小为 4KB,并使用 4 级转换表时的内存布局:
61 AArch64 Linux 在页大小为 64KB,并使用 2 级转换表时的内存布局:
69 AArch64 Linux 在页大小为 64KB,并使用 3 级转换表时的内存布局:
80 4KB 页大小的转换表查找:
95 64KB 页大小的转换表查找:
/kernel/linux/linux-5.10/Documentation/translations/zh_CN/arm64/
Dmemory.txt33 页大小为 4KB 的 4 级转换表和页大小为 64KB 的 3 级转换表。
35 AArch64 Linux 使用 3 级或 4 级转换表,其页大小配置为 4KB,对于用户和内核
37 对于页大小为 64KB的配置,仅使用 2 级转换表,有 42-bit (4TB) 的虚拟地址空间,但内存布局相同。
45 AArch64 Linux 在页大小为 4KB,并使用 3 级转换表时的内存布局:
53 AArch64 Linux 在页大小为 4KB,并使用 4 级转换表时的内存布局:
61 AArch64 Linux 在页大小为 64KB,并使用 2 级转换表时的内存布局:
69 AArch64 Linux 在页大小为 64KB,并使用 3 级转换表时的内存布局:
80 4KB 页大小的转换表查找:
95 64KB 页大小的转换表查找:
/kernel/linux/linux-6.6/Documentation/translations/zh_TW/arch/arm64/
Dmemory.txt37 頁大小爲 4KB 的 4 級轉換表和頁大小爲 64KB 的 3 級轉換表。
39 AArch64 Linux 使用 3 級或 4 級轉換表,其頁大小配置爲 4KB,對於用戶和內核
41 對於頁大小爲 64KB的配置,僅使用 2 級轉換表,有 42-bit (4TB) 的虛擬地址空間,但內存布局相同。
49 AArch64 Linux 在頁大小爲 4KB,並使用 3 級轉換表時的內存布局:
57 AArch64 Linux 在頁大小爲 4KB,並使用 4 級轉換表時的內存布局:
65 AArch64 Linux 在頁大小爲 64KB,並使用 2 級轉換表時的內存布局:
73 AArch64 Linux 在頁大小爲 64KB,並使用 3 級轉換表時的內存布局:
84 4KB 頁大小的轉換表查找:
99 64KB 頁大小的轉換表查找:
/kernel/linux/linux-6.6/lib/lz4/
Dlz4hc_compress.c65 hc4->nextToUpdate = 64 * KB; in LZ4HC_init()
66 hc4->base = start - 64 * KB; in LZ4HC_init()
68 hc4->dictBase = start - 64 * KB; in LZ4HC_init()
69 hc4->dictLimit = 64 * KB; in LZ4HC_init()
70 hc4->lowLimit = 64 * KB; in LZ4HC_init()
111 const U32 lowLimit = (hc4->lowLimit + 64 * KB > (U32)(ip - base)) in LZ4HC_InsertAndFindBestMatch()
113 : (U32)(ip - base) - (64 * KB - 1); in LZ4HC_InsertAndFindBestMatch()
183 const U32 lowLimit = (hc4->lowLimit + 64 * KB > (U32)(ip - base)) in LZ4HC_InsertAndGetWiderMatch()
185 : (U32)(ip - base) - (64 * KB - 1); in LZ4HC_InsertAndGetWiderMatch()
593 * for pointers (32 or 64 bits) in LZ4_compress_HC_extStateHC()
[all …]
/kernel/linux/linux-5.10/lib/lz4/
Dlz4hc_compress.c65 hc4->nextToUpdate = 64 * KB; in LZ4HC_init()
66 hc4->base = start - 64 * KB; in LZ4HC_init()
68 hc4->dictBase = start - 64 * KB; in LZ4HC_init()
69 hc4->dictLimit = 64 * KB; in LZ4HC_init()
70 hc4->lowLimit = 64 * KB; in LZ4HC_init()
111 const U32 lowLimit = (hc4->lowLimit + 64 * KB > (U32)(ip - base)) in LZ4HC_InsertAndFindBestMatch()
113 : (U32)(ip - base) - (64 * KB - 1); in LZ4HC_InsertAndFindBestMatch()
183 const U32 lowLimit = (hc4->lowLimit + 64 * KB > (U32)(ip - base)) in LZ4HC_InsertAndGetWiderMatch()
185 : (U32)(ip - base) - (64 * KB - 1); in LZ4HC_InsertAndGetWiderMatch()
593 * for pointers (32 or 64 bits) in LZ4_compress_HC_extStateHC()
[all …]
/kernel/linux/linux-6.6/Documentation/arch/arm64/
Dmemory.rst9 tables with a 4KB page size and up to 3 levels with a 64KB page size.
12 with the 4KB page configuration, allowing 39-bit (512GB) or 48-bit
14 64KB pages, only 2 levels of translation tables, allowing 42-bit (4TB)
18 only available when running with a 64KB page size and expands the
29 AArch64 Linux memory layout with 4KB pages + 4 levels (48-bit)::
46 AArch64 Linux memory layout with 64KB pages + 3 levels (52-bit with HW support)::
63 Translation table lookup with 4KB pages::
78 Translation table lookup with 64KB pages::
106 with a 64KB page size; then it is possible to use 52-bits of address
/kernel/linux/linux-6.6/arch/powerpc/include/asm/book3s/64/
Dradix-64k.h6 * For 64K page size supported index is 13/9/9/5
8 #define RADIX_PTE_INDEX_SIZE 5 // size: 8B << 5 = 256B, maps 2^5 x 64K = 2MB
9 #define RADIX_PMD_INDEX_SIZE 9 // size: 8B << 9 = 4KB, maps 2^9 x 2MB = 1GB
10 #define RADIX_PUD_INDEX_SIZE 9 // size: 8B << 9 = 4KB, maps 2^9 x 1GB = 512GB
11 #define RADIX_PGD_INDEX_SIZE 13 // size: 8B << 13 = 64KB, maps 2^13 x 512GB = 4PB

12345678910>>...44