| /kernel/linux/linux-5.10/arch/x86/kernel/acpi/ |
| D | apei.c | 15 struct acpi_hest_ia_corrected *cmc; in arch_apei_enable_cmcff() local
18 cmc = (struct acpi_hest_ia_corrected *)hest_hdr; in arch_apei_enable_cmcff()
19 if (!cmc->enabled) in arch_apei_enable_cmcff()
27 if (!(cmc->flags & ACPI_HEST_FIRMWARE_FIRST) || in arch_apei_enable_cmcff()
28 !cmc->num_hardware_banks) in arch_apei_enable_cmcff()
33 mc_bank = (struct acpi_hest_ia_error_bank *)(cmc + 1); in arch_apei_enable_cmcff()
34 for (i = 0; i < cmc->num_hardware_banks; i++, mc_bank++) in arch_apei_enable_cmcff()
|
| /kernel/linux/linux-6.6/arch/x86/kernel/acpi/ |
| D | apei.c | 15 struct acpi_hest_ia_corrected *cmc; in arch_apei_enable_cmcff() local
18 cmc = (struct acpi_hest_ia_corrected *)hest_hdr; in arch_apei_enable_cmcff()
19 if (!cmc->enabled) in arch_apei_enable_cmcff()
27 if (!(cmc->flags & ACPI_HEST_FIRMWARE_FIRST) || in arch_apei_enable_cmcff()
28 !cmc->num_hardware_banks) in arch_apei_enable_cmcff()
33 mc_bank = (struct acpi_hest_ia_error_bank *)(cmc + 1); in arch_apei_enable_cmcff()
34 for (i = 0; i < cmc->num_hardware_banks; i++, mc_bank++) in arch_apei_enable_cmcff()
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/ti/davinci/ |
| D | da850-enbw-cmc.dts | 3 * Device Tree for AM1808 EnBW CMC board
12 compatible = "enbw,cmc", "ti,da850";
13 model = "EnBW CMC";
|
| D | Makefile | 4 da850-enbw-cmc.dtb \
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | da850-enbw-cmc.dts | 3 * Device Tree for AM1808 EnBW CMC board
12 compatible = "enbw,cmc", "ti,da850";
13 model = "EnBW CMC";
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/arm/ti/ |
| D | ti,davinci.yaml | 23 - enbw,cmc # EnBW AM1808 based CMC board
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/arm/ti/ |
| D | ti,davinci.yaml | 23 - enbw,cmc # EnBW AM1808 based CMC board
|
| /kernel/linux/linux-6.6/drivers/acpi/apei/ |
| D | hest.c | 69 struct acpi_hest_ia_corrected *cmc; in hest_esrc_len() local
70 cmc = (struct acpi_hest_ia_corrected *)hest_hdr; in hest_esrc_len()
71 len = sizeof(*cmc) + cmc->num_hardware_banks * in hest_esrc_len()
|
| /kernel/linux/linux-5.10/drivers/acpi/apei/ |
| D | hest.c | 63 struct acpi_hest_ia_corrected *cmc; in hest_esrc_len() local
64 cmc = (struct acpi_hest_ia_corrected *)hest_hdr; in hest_esrc_len()
65 len = sizeof(*cmc) + cmc->num_hardware_banks * in hest_esrc_len()
|
| /kernel/linux/linux-6.6/Documentation/networking/devlink/ |
| D | sfc.rst | 25 * - ``fw.mgmt.cmc``
28 control units, this is the CMC control unit's firmware version.
|
| /kernel/linux/linux-6.6/arch/ia64/kernel/ |
| D | mca.c | 350 #define IA64_MAX_LOG_TYPES 4 /* MCA, INIT, CMC, CPE */
392 * Inputs : info_type (SAL_INFO_TYPE_{MCA,INIT,CMC,CPE})
418 * Inputs : info_type (SAL_INFO_TYPE_{MCA,INIT,CMC,CPE})
459 * Inputs : sal_info_type (Type of error record MCA/CMC/CPE)
470 static const char * const rec_name[] = { "MCA", "INIT", "CMC", "CPE" }; in ia64_mca_log_sal_error_record()
709 * disable the cmc interrupt vector.
721 * enable the cmc interrupt vector.
1417 IA64_MCA_DEBUG(KERN_INFO "CMC threshold %d/%d\n", count, CMC_HISTORY_LENGTH); in ia64_mca_cmc_int_handler()
1422 /* If we're being hit with CMC interrupts, we won't in ia64_mca_cmc_int_handler()
1424 * disable CMC interrupts on this processor now. in ia64_mca_cmc_int_handler()
[all …]
|
| /kernel/linux/linux-5.10/arch/ia64/kernel/ |
| D | mca.c | 349 #define IA64_MAX_LOG_TYPES 4 /* MCA, INIT, CMC, CPE */
391 * Inputs : info_type (SAL_INFO_TYPE_{MCA,INIT,CMC,CPE})
417 * Inputs : info_type (SAL_INFO_TYPE_{MCA,INIT,CMC,CPE})
458 * Inputs : sal_info_type (Type of error record MCA/CMC/CPE)
469 static const char * const rec_name[] = { "MCA", "INIT", "CMC", "CPE" }; in ia64_mca_log_sal_error_record()
708 * disable the cmc interrupt vector.
720 * enable the cmc interrupt vector.
1416 IA64_MCA_DEBUG(KERN_INFO "CMC threshold %d/%d\n", count, CMC_HISTORY_LENGTH); in ia64_mca_cmc_int_handler()
1421 /* If we're being hit with CMC interrupts, we won't in ia64_mca_cmc_int_handler()
1423 * disable CMC interrupts on this processor now. in ia64_mca_cmc_int_handler()
[all …]
|
| /kernel/linux/linux-5.10/drivers/scsi/aic7xxx/ |
| D | aic79xx.reg | 688 * CMC Receive Message 0
735 * CMC Receive Message 1
780 * CMC Receive Message 2
819 * CMC Receive Message 3
857 * CMC Sequencer Byte Count
904 * CMC Split Status 0
950 * CMC Split Status 1
1188 * CMC PCI Status
2894 * CMC SCB Array Count
2895 * Number of bytes to transfer between CMC SCB memory and SCBRAM.
[all …]
|
| /kernel/linux/linux-6.6/drivers/scsi/aic7xxx/ |
| D | aic79xx.reg | 688 * CMC Receive Message 0
735 * CMC Receive Message 1
780 * CMC Receive Message 2
819 * CMC Receive Message 3
857 * CMC Sequencer Byte Count
904 * CMC Split Status 0
950 * CMC Split Status 1
1188 * CMC PCI Status
2894 * CMC SCB Array Count
2895 * Number of bytes to transfer between CMC SCB memory and SCBRAM.
[all …]
|
| /kernel/linux/linux-6.6/drivers/iio/potentiometer/ |
| D | mcp41010.c | 5 * Copyright (c) 2018 Chris Coffey <cmc@babblebit.net>
200 MODULE_AUTHOR("Chris Coffey <cmc@babblebit.net>");
|
| /kernel/linux/linux-5.10/drivers/iio/potentiometer/ |
| D | mcp41010.c | 5 * Copyright (c) 2018 Chris Coffey <cmc@babblebit.net>
200 MODULE_AUTHOR("Chris Coffey <cmc@babblebit.net>");
|
| /kernel/linux/linux-6.6/arch/arm/mach-davinci/ |
| D | da8xx-dt.c | 22 "enbw,cmc",
|
| /kernel/linux/linux-5.10/arch/arm/mach-davinci/ |
| D | da8xx-dt.c | 22 "enbw,cmc",
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/iio/potentiometer/ |
| D | microchip,mcp41010.yaml | 10 - Chris Coffey <cmc@babblebit.net>
|
| /kernel/linux/linux-6.6/drivers/net/ethernet/sfc/ |
| D | efx_devlink.h | 21 #define EFX_DEVLINK_INFO_VERSION_FW_MGMT_CMC "fw.mgmt.cmc"
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/clock/ |
| D | imx7ulp-scg-clock.yaml | 15 modules, and Core Mode Controller (CMC)1 blocks
|
| D | imx7ulp-pcc-clock.yaml | 15 modules, and Core Mode Controller (CMC)1 blocks
|
| /kernel/linux/linux-6.6/tools/perf/pmu-events/arch/x86/amdzen1/ |
| D | cache.json | 58 …LS). The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying co…
64 …nse. The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying co…
|
| /kernel/linux/linux-5.10/tools/perf/pmu-events/arch/x86/amdzen1/ |
| D | cache.json | 58 …LS). The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying co…
64 …nse. The number of instruction cache lines invalidated. A non-SMC event is CMC (cross modifying co…
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/ |
| D | imx7ulp-scg-clock.yaml | 15 modules, and Core Mode Controller (CMC)1 blocks
|