Searched full:cadence (Results 1 – 25 of 428) sorted by relevance
12345678910>>...18
2 tristate "Cadence USB Support"7 Say Y here if your system has a Cadence USBSS or USBSSP17 tristate "Cadence USB3 Dual-Role Controller"20 Say Y here if your system has a Cadence USB3 dual-role controller.30 bool "Cadence USB3 device controller"34 Cadence USBSS-DEV driver.40 bool "Cadence USB3 host controller"45 Cadence driver.51 tristate "Cadence USB3 support on PCIe-based platforms"62 tristate "Cadence USB3 support on TI platforms"[all …]
3 * Cadence CDNSP DRD Driver.5 * Copyright (C) 2020 Cadence.7 * Author: Pawel Laszczak <pawell@cadence.com>
3 * Cadence USBSS and USBSSP DRD Driver - host side5 * Copyright (C) 2018-2019 Cadence Design Systems.9 * Pawel Laszczak <pawell@cadence.com>23 * in Cadence USB3 dual-role controller, so it can't be used24 * with Cadence CDNSP dual-role controller.
3 # Phy drivers for Cadence PHYs7 tristate "Cadence Torrent PHY driver"13 Support for Cadence Torrent PHY.16 tristate "Cadence D-PHY Support"21 Choose this option if you have a Cadence D-PHY in your26 tristate "Cadence D-PHY Rx Support"31 Support for Cadence D-PHY in Rx configuration.34 tristate "Cadence Sierra PHY Driver"39 Enable this to support the Cadence Sierra PHY driver42 tristate "Cadence Salvo PHY Driver"[all …]
2 obj-$(CONFIG_PHY_CADENCE_TORRENT) += phy-cadence-torrent.o5 obj-$(CONFIG_PHY_CADENCE_SIERRA) += phy-cadence-sierra.o6 obj-$(CONFIG_PHY_CADENCE_SALVO) += phy-cadence-salvo.o
2 tristate "Cadence USB3 Dual-Role Controller"7 Say Y here if your system has a Cadence USB3 dual-role controller.16 bool "Cadence USB3 device controller"20 Cadence USBSS-DEV driver.26 bool "Cadence USB3 host controller"30 Cadence driver.36 tristate "Cadence USB3 support on PCIe-based platforms"47 tristate "Cadence USB3 support on TI platforms"52 platforms that contain Cadence USB3 controller core.57 tristate "Cadence USB3 support on NXP i.MX platforms"[all …]
3 * Cadence USBSS DRD Header File.6 * Copyright (C) 2018-2019 Cadence.9 * Pawel Laszczak <pawell@cadence.com>50 * struct cdns3 - Representation of Cadence USB3 DRD controller.51 * @dev: pointer to Cadence device struct
3 # Phy drivers for Cadence PHYs7 tristate "Cadence Torrent PHY driver"12 Support for Cadence Torrent PHY.15 tristate "Cadence D-PHY Support"20 Choose this option if you have a Cadence D-PHY in your25 tristate "Cadence Sierra PHY Driver"29 Enable this to support the Cadence Sierra PHY driver32 tristate "Cadence Salvo PHY Driver"36 Enable this to support the Cadence SALVO PHY driver,
2 obj-$(CONFIG_PHY_CADENCE_TORRENT) += phy-cadence-torrent.o4 obj-$(CONFIG_PHY_CADENCE_SIERRA) += phy-cadence-sierra.o5 obj-$(CONFIG_PHY_CADENCE_SALVO) += phy-cadence-salvo.o
3 tristate "Cadence DPI/DSI bridge"11 Support Cadence DPI to DSI bridge. This is an internal17 bool "J721E Cadence DSI wrapper support"20 Support J721E Cadence DSI wrapper. The wrapper manages21 the routing of the DSS DPI signal to the Cadence DSI.25 tristate "Cadence DPI/DP bridge"33 Support Cadence DPI to DP bridge. This is an internal42 bool "J721E Cadence DPI/DP wrapper support"45 Support J721E Cadence DPI/DP wrapper. This is a wrapper
3 bool "Cadence Video Devices"5 If you have a media device designed by Cadence, say Y.9 Cadence media devices.14 tristate "Cadence MIPI-CSI2 RX Controller"20 Support for the Cadence MIPI CSI2 Receiver controller.26 tristate "Cadence MIPI-CSI2 TX Controller"32 Support for the Cadence MIPI CSI2 Transceiver controller.
3 menu "Cadence PCIe controllers support"25 bool "Cadence PCIe platform host controller"30 Say Y here if you want to support the Cadence PCIe platform controller in35 bool "Cadence PCIe platform endpoint controller"41 Say Y here if you want to support the Cadence PCIe platform controller in55 controller in host mode. TI J721E PCIe controller uses Cadence PCIe66 controller in endpoint mode. TI J721E PCIe controller uses Cadence PCIe
2 obj-$(CONFIG_PCIE_CADENCE) += pcie-cadence.o3 obj-$(CONFIG_PCIE_CADENCE_HOST) += pcie-cadence-host.o4 obj-$(CONFIG_PCIE_CADENCE_EP) += pcie-cadence-ep.o5 obj-$(CONFIG_PCIE_CADENCE_PLAT) += pcie-cadence-plat.o
3 menu "Cadence-based PCIe controllers"25 bool "Cadence platform PCIe controller (host mode)"30 Say Y here if you want to support the Cadence PCIe platform controller in35 bool "Cadence platform PCIe controller (endpoint mode)"41 Say Y here if you want to support the Cadence PCIe platform controller in55 controller in host mode. TI J721E PCIe controller uses Cadence PCIe66 controller in endpoint mode. TI J721E PCIe controller uses Cadence PCIe
3 # Cadence device configuration7 bool "Cadence devices"17 remaining Cadence network card questions. If you say Y, you will be23 tristate "Cadence MACB/GEM support"28 The Cadence MACB ethernet interface is found on many Atmel AT32 and29 AT91 parts. This driver also supports the Cadence GEM (Gigabit45 tristate "Cadence PCI MACB/GEM support"
3 * DOC: Cadence GEM PCI wrapper.5 * Copyright (C) 2016 Cadence Design Systems - https://www.cadence.com7 * Authors: Rafal Ozieblo <rafalo@cadence.com>8 * Bartosz Folta <bfolta@cadence.com>134 MODULE_DESCRIPTION("Cadence NIC PCI wrapper");
3 # Cadence device configuration7 bool "Cadence devices"17 remaining Cadence network card questions. If you say Y, you will be23 tristate "Cadence MACB/GEM support"29 The Cadence MACB ethernet interface is found on many Atmel AT32 and30 AT91 parts. This driver also supports the Cadence GEM (Gigabit46 tristate "Cadence PCI MACB/GEM support"
3 comment "Cadence media platform drivers"6 tristate "Cadence MIPI-CSI2 RX Controller"12 Support for the Cadence MIPI CSI2 Receiver controller.18 tristate "Cadence MIPI-CSI2 TX Controller"24 Support for the Cadence MIPI CSI2 Transceiver controller.
3 tristate "Cadence DPI/DP bridge"8 Support Cadence DPI to DP bridge. This is an internal17 bool "J721E Cadence DPI/DP wrapper support"20 Support J721E Cadence DPI/DP wrapper. This is a wrapper
4 $id: "http://devicetree.org/schemas/phy/phy-cadence-torrent.yaml#"7 title: Cadence Torrent SD0801 PHY binding10 This binding describes the Cadence SD0801 PHY (also known as Torrent PHY)11 hardware included with the Cadence MHDP DisplayPort controller. Torrent16 - Swapnil Jakhade <sjakhade@cadence.com>17 - Yuti Amonkar <yamonkar@cadence.com>107 Refer include/dt-bindings/phy/phy-cadence-torrent.h for the constants to be used.173 #include <dt-bindings/phy/phy-cadence-torrent.h>
4 $id: http://devicetree.org/schemas/phy/phy-cadence-torrent.yaml#7 title: Cadence Torrent SD0801 PHY10 This binding describes the Cadence SD0801 PHY (also known as Torrent PHY)11 hardware included with the Cadence MHDP DisplayPort controller. Torrent16 - Swapnil Jakhade <sjakhade@cadence.com>17 - Yuti Amonkar <yamonkar@cadence.com>111 Refer include/dt-bindings/phy/phy-cadence.h for the constants to be used.177 #include <dt-bindings/phy/phy-cadence.h>
4 $id: http://devicetree.org/schemas/phy/phy-cadence-sierra.yaml#7 title: Cadence Sierra PHY10 This binding describes the Cadence Sierra PHY. Sierra PHY supports multilink14 - Swapnil Jakhade <sjakhade@cadence.com>15 - Yuti Amonkar <yamonkar@cadence.com>112 Refer include/dt-bindings/phy/phy-cadence.h for the constants to be used.
3 * Cadence USBHS-DEV controller - PCI Glue driver.5 * Copyright (C) 2023 Cadence.7 * Author: Pawel Laszczak <pawell@cadence.com>136 MODULE_AUTHOR("Pawel Laszczak <pawell@cadence.com>");138 MODULE_DESCRIPTION("Cadence CDNS2 PCI driver");