| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/phy/ |
| D | ti,phy-gmii-sel.yaml | 5 $id: http://devicetree.org/schemas/phy/ti,phy-gmii-sel.yaml# 26 | |Port 1..<--+-->GMII/MII<-------> 51 - ti,am3352-phy-gmii-sel 52 - ti,dra7xx-phy-gmii-sel 53 - ti,am43xx-phy-gmii-sel 54 - ti,dm814-phy-gmii-sel 55 - ti,am654-phy-gmii-sel 56 - ti,j7200-cpsw5g-phy-gmii-sel 57 - ti,j721e-cpsw9g-phy-gmii-sel 58 - ti,j784s4-cpsw9g-phy-gmii-sel [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/phy/ |
| D | ti,phy-gmii-sel.yaml | 5 $id: "http://devicetree.org/schemas/phy/ti,phy-gmii-sel.yaml#" 26 | |Port 1..<--+-->GMII/MII<-------> 51 - ti,am3352-phy-gmii-sel 52 - ti,dra7xx-phy-gmii-sel 53 - ti,am43xx-phy-gmii-sel 54 - ti,dm814-phy-gmii-sel 55 - ti,am654-phy-gmii-sel 68 - ti,dra7xx-phy-gmii-sel 69 - ti,dm814-phy-gmii-sel 70 - ti,am654-phy-gmii-sel [all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/net/ |
| D | xlnx,gmii-to-rgmii.yaml | 4 $id: http://devicetree.org/schemas/net/xlnx,gmii-to-rgmii.yaml# 7 title: Xilinx GMII to RGMII Converter 13 The Gigabit Media Independent Interface (GMII) to Reduced Gigabit Media 24 const: xlnx,gmii-to-rgmii-1.0 51 compatible = "xlnx,gmii-to-rgmii-1.0";
|
| D | socfpga-dwmac.txt | 32 - compatible : Should be altr,gmii-to-sgmii-2.0 38 compatible = "altr,gmii-to-sgmii-2.0"; 56 altr,gmii-to-sgmii-converter = <&gmii_to_sgmii_converter>;
|
| D | cpsw-phy-sel.txt | 21 reg-names = "gmii-sel"; 28 reg-names = "gmii-sel";
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/ |
| D | xilinx_gmii2rgmii.txt | 4 The Gigabit Media Independent Interface (GMII) to Reduced Gigabit Media 18 - compatible : Should be "xlnx,gmii-to-rgmii-1.0" 31 compatible = "xlnx,gmii-to-rgmii-1.0";
|
| D | socfpga-dwmac.txt | 32 - compatible : Should be altr,gmii-to-sgmii-2.0 38 compatible = "altr,gmii-to-sgmii-2.0"; 56 altr,gmii-to-sgmii-converter = <&gmii_to_sgmii_converter>;
|
| D | cpsw-phy-sel.txt | 21 reg-names = "gmii-sel"; 28 reg-names = "gmii-sel";
|
| /kernel/linux/linux-6.6/drivers/phy/ti/ |
| D | phy-gmii-sel.c | 259 .compatible = "ti,am3352-phy-gmii-sel", 263 .compatible = "ti,dra7xx-phy-gmii-sel", 267 .compatible = "ti,am43xx-phy-gmii-sel", 271 .compatible = "ti,dm814-phy-gmii-sel", 275 .compatible = "ti,am654-phy-gmii-sel", 279 .compatible = "ti,j7200-cpsw5g-phy-gmii-sel", 283 .compatible = "ti,j721e-cpsw9g-phy-gmii-sel", 287 .compatible = "ti,j784s4-cpsw9g-phy-gmii-sel", 500 .name = "phy-gmii-sel",
|
| /kernel/linux/linux-5.10/drivers/pinctrl/zte/ |
| D | pinctrl-zx296718.c | 469 TOP_MUX(0x0, "GMII"), /* gtx_clk */ 473 TOP_MUX(0x0, "GMII"), /* tx_clk */ 477 TOP_MUX(0x0, "GMII"), /* txd0 */ 481 TOP_MUX(0x0, "GMII"), /* txd1 */ 485 TOP_MUX(0x0, "GMII"), /* txd2 */ 489 TOP_MUX(0x0, "GMII"), /* txd3 */ 493 TOP_MUX(0x0, "GMII"), /* txd4 */ 497 TOP_MUX(0x0, "GMII"), /* txd5 */ 501 TOP_MUX(0x0, "GMII"), /* txd6 */ 505 TOP_MUX(0x0, "GMII"), /* txd7 */ [all …]
|
| /kernel/linux/linux-5.10/drivers/phy/ti/ |
| D | phy-gmii-sel.c | 193 .compatible = "ti,am3352-phy-gmii-sel", 197 .compatible = "ti,dra7xx-phy-gmii-sel", 201 .compatible = "ti,am43xx-phy-gmii-sel", 205 .compatible = "ti,dm814-phy-gmii-sel", 209 .compatible = "ti,am654-phy-gmii-sel", 395 .name = "phy-gmii-sel",
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/intel/socfpga/ |
| D | socfpga_vt.dts | 40 phy-mode = "gmii"; 76 phy-mode = "gmii";
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | socfpga_vt.dts | 40 phy-mode = "gmii"; 76 phy-mode = "gmii";
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/gemini/ |
| D | gemini-ns2502.dts | 108 pinctrl-gmii { 110 function = "gmii";
|
| D | gemini-ssi1328.dts | 118 pinctrl-gmii { 121 function = "gmii";
|
| D | gemini-wbd222.dts | 114 pinctrl-gmii { 117 function = "gmii";
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/microchip/ |
| D | lan966x-pcb8291.dts | 111 phy-mode = "gmii"; 118 phy-mode = "gmii";
|
| /kernel/linux/linux-5.10/drivers/net/ethernet/stmicro/stmmac/ |
| D | dwmac-socfpga.c | 149 "altr,gmii-to-sgmii-converter", 0); in socfpga_dwmac_parse_data() 274 /* Overwrite val to GMII if splitter core is enabled. The phymode here in socfpga_gen5_set_phy_mode() 276 * EMAC core is GMII. in socfpga_gen5_set_phy_mode() 334 /* Overwrite val to GMII if splitter core is enabled. The phymode here in socfpga_gen10_set_phy_mode() 336 * EMAC core is GMII. in socfpga_gen10_set_phy_mode()
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/soc/fsl/cpm_qe/qe/ |
| D | ucc.txt | 50 i.e., "mii" (default), "rmii", "gmii", "rgmii", "rgmii-id" (Internal 66 phy-connection-type = "gmii";
|
| /kernel/linux/linux-5.10/arch/mips/include/asm/octeon/ |
| D | cvmx-helper-rgmii.h | 31 * Functions for RGMII/GMII/MII initialization, configuration, 43 * Returns Number of RGMII/GMII/MII ports (0-4).
|
| /kernel/linux/linux-6.6/arch/mips/include/asm/octeon/ |
| D | cvmx-helper-rgmii.h | 31 * Functions for RGMII/GMII/MII initialization, configuration, 43 * Returns Number of RGMII/GMII/MII ports (0-4).
|
| /kernel/linux/linux-6.6/arch/riscv/boot/dts/microchip/ |
| D | mpfs-tysom-m.dts | 91 phy-mode = "gmii"; 98 phy-mode = "gmii";
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/soc/fsl/cpm_qe/qe/ |
| D | ucc.txt | 50 i.e., "mii" (default), "rmii", "gmii", "rgmii", "rgmii-id" (Internal 66 phy-connection-type = "gmii";
|
| /kernel/linux/linux-5.10/arch/mips/cavium-octeon/executive/ |
| D | cvmx-helper-rgmii.c | 29 * Functions for RGMII/GMII/MII initialization, configuration, 50 * Returns Number of RGMII/GMII/MII ports (0-4). 68 * GMII/MII mode. This limits us to 2 ports in __cvmx_helper_rgmii_probe() 411 * 1 1 1 X Port 1: GMII/MII; Port 2: disabled. GMII or in __cvmx_helper_rgmii_link_set()
|
| /kernel/linux/linux-6.6/drivers/net/ethernet/stmicro/stmmac/ |
| D | dwmac-socfpga.c | 153 "altr,gmii-to-sgmii-converter", 0); in socfpga_dwmac_parse_data() 285 /* Overwrite val to GMII if splitter core is enabled. The phymode here in socfpga_gen5_set_phy_mode() 287 * EMAC core is GMII. in socfpga_gen5_set_phy_mode() 341 /* Overwrite val to GMII if splitter core is enabled. The phymode here in socfpga_gen10_set_phy_mode() 343 * EMAC core is GMII. in socfpga_gen10_set_phy_mode()
|