| /kernel/linux/linux-6.6/drivers/pinctrl/qcom/ |
| D | Kconfig | 51 tristate "Qualcomm Technologies Inc LPASS LPI pin controller driver" 59 Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI 63 tristate "Qualcomm Technologies Inc SC7280 LPASS LPI pin controller driver" 68 Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI 72 tristate "Qualcomm Technologies Inc SM6115 LPASS LPI pin controller driver" 77 Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI 81 tristate "Qualcomm Technologies Inc SM8250 LPASS LPI pin controller driver" 86 Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI 90 tristate "Qualcomm Technologies Inc SM8350 LPASS LPI pin controller driver" 95 Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI [all …]
|
| D | Makefile | 37 obj-$(CONFIG_PINCTRL_SC7280_LPASS_LPI) += pinctrl-sc7280-lpass-lpi.o 47 obj-$(CONFIG_PINCTRL_SM6115_LPASS_LPI) += pinctrl-sm6115-lpass-lpi.o 54 obj-$(CONFIG_PINCTRL_SM8250_LPASS_LPI) += pinctrl-sm8250-lpass-lpi.o 56 obj-$(CONFIG_PINCTRL_SM8350_LPASS_LPI) += pinctrl-sm8350-lpass-lpi.o 58 obj-$(CONFIG_PINCTRL_SM8450_LPASS_LPI) += pinctrl-sm8450-lpass-lpi.o 60 obj-$(CONFIG_PINCTRL_SM8550_LPASS_LPI) += pinctrl-sm8550-lpass-lpi.o 61 obj-$(CONFIG_PINCTRL_SC8280XP_LPASS_LPI) += pinctrl-sc8280xp-lpass-lpi.o 62 obj-$(CONFIG_PINCTRL_LPASS_LPI) += pinctrl-lpass-lpi.o
|
| D | pinctrl-sm8250-lpass-lpi.c | 11 #include "pinctrl-lpass-lpi.h" 145 .compatible = "qcom,sm8250-lpass-lpi-pinctrl", 154 .name = "qcom-sm8250-lpass-lpi-pinctrl", 162 MODULE_DESCRIPTION("QTI SM8250 LPI GPIO pin control driver");
|
| D | pinctrl-sm8350-lpass-lpi.c | 11 #include "pinctrl-lpass-lpi.h" 148 .compatible = "qcom,sm8350-lpass-lpi-pinctrl", 157 .name = "qcom-sm8350-lpass-lpi-pinctrl", 166 MODULE_DESCRIPTION("QTI SM8350 LPI GPIO pin control driver");
|
| D | pinctrl-sc7280-lpass-lpi.c | 11 #include "pinctrl-lpass-lpi.h" 148 .compatible = "qcom,sc7280-lpass-lpi-pinctrl", 157 .name = "qcom-sc7280-lpass-lpi-pinctrl", 165 MODULE_DESCRIPTION("QTI SC7280 LPI GPIO pin control driver");
|
| D | pinctrl-sm6115-lpass-lpi.c | 11 #include "pinctrl-lpass-lpi.h" 159 { .compatible = "qcom,sm6115-lpass-lpi-pinctrl", .data = &sm6115_lpi_data }, 166 .name = "qcom-sm6115-lpass-lpi-pinctrl", 174 MODULE_DESCRIPTION("QTI SM6115 LPI GPIO pin control driver");
|
| /kernel/linux/linux-6.6/arch/arm64/kernel/ |
| D | cpuidle.c | 23 struct acpi_lpi_state *lpi; in psci_acpi_cpu_init_idle() local 43 lpi = &pr->power.lpi_states[i + 1]; in psci_acpi_cpu_init_idle() 48 state = lpi->address; in psci_acpi_cpu_init_idle() 63 __cpuidle int acpi_processor_ffh_lpi_enter(struct acpi_lpi_state *lpi) in acpi_processor_ffh_lpi_enter() argument 65 u32 state = lpi->address; in acpi_processor_ffh_lpi_enter() 67 if (ARM64_LPI_IS_RETENTION_STATE(lpi->arch_flags)) in acpi_processor_ffh_lpi_enter() 69 lpi->index, state); in acpi_processor_ffh_lpi_enter() 72 lpi->index, state); in acpi_processor_ffh_lpi_enter()
|
| /kernel/linux/linux-5.10/arch/arm64/kernel/ |
| D | cpuidle.c | 54 struct acpi_lpi_state *lpi; in psci_acpi_cpu_init_idle() local 74 lpi = &pr->power.lpi_states[i + 1]; in psci_acpi_cpu_init_idle() 79 state = lpi->address; in psci_acpi_cpu_init_idle() 94 int acpi_processor_ffh_lpi_enter(struct acpi_lpi_state *lpi) in acpi_processor_ffh_lpi_enter() argument 96 u32 state = lpi->address; in acpi_processor_ffh_lpi_enter() 98 if (ARM64_LPI_IS_RETENTION_STATE(lpi->arch_flags)) in acpi_processor_ffh_lpi_enter() 100 lpi->index, state); in acpi_processor_ffh_lpi_enter() 103 lpi->index, state); in acpi_processor_ffh_lpi_enter()
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/pinctrl/ |
| D | qcom,sm6115-lpass-lpi-pinctrl.yaml | 4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm6115-lpass-lpi-pinctrl.yaml# 7 title: Qualcomm SM6115 SoC LPASS LPI TLMM 15 (LPASS) Low Power Island (LPI) of Qualcomm SM6115 SoC. 19 const: qcom,sm6115-lpass-lpi-pinctrl 23 - description: LPASS LPI TLMM Control and Status registers 24 - description: LPASS LPI MCC registers 126 compatible = "qcom,sm6115-lpass-lpi-pinctrl";
|
| D | qcom,sm8350-lpass-lpi-pinctrl.yaml | 4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8350-lpass-lpi-pinctrl.yaml# 7 title: Qualcomm SM8350 SoC LPASS LPI TLMM 15 (LPASS) Low Power Island (LPI) of Qualcomm SM8350 SoC. 19 const: qcom,sm8350-lpass-lpi-pinctrl 23 - description: LPASS LPI TLMM Control and Status registers 24 - description: LPASS LPI MCC registers 132 compatible = "qcom,sm8350-lpass-lpi-pinctrl";
|
| D | qcom,sc8280xp-lpass-lpi-pinctrl.yaml | 4 $id: http://devicetree.org/schemas/pinctrl/qcom,sc8280xp-lpass-lpi-pinctrl.yaml# 7 title: Qualcomm SC8280XP SoC LPASS LPI TLMM 14 (LPASS) Low Power Island (LPI) of Qualcomm SC8280XP SoC. 18 const: qcom,sc8280xp-lpass-lpi-pinctrl 22 - description: LPASS LPI TLMM Control and Status registers 23 - description: LPASS LPI MCC registers 129 compatible = "qcom,sc8280xp-lpass-lpi-pinctrl";
|
| D | qcom,sm8550-lpass-lpi-pinctrl.yaml | 4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8550-lpass-lpi-pinctrl.yaml# 7 title: Qualcomm SM8550 SoC LPASS LPI TLMM 15 (LPASS) Low Power Island (LPI) of Qualcomm SM8550 SoC. 19 const: qcom,sm8550-lpass-lpi-pinctrl 23 - description: LPASS LPI TLMM Control and Status registers 24 - description: LPASS LPI MCC registers 132 compatible = "qcom,sm8550-lpass-lpi-pinctrl";
|
| D | qcom,sm8450-lpass-lpi-pinctrl.yaml | 4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8450-lpass-lpi-pinctrl.yaml# 7 title: Qualcomm SM8450 SoC LPASS LPI TLMM 14 (LPASS) Low Power Island (LPI) of Qualcomm SM8450 SoC. 18 const: qcom,sm8450-lpass-lpi-pinctrl 22 - description: LPASS LPI TLMM Control and Status registers 23 - description: LPASS LPI MCC registers 131 compatible = "qcom,sm8450-lpass-lpi-pinctrl";
|
| D | qcom,sc7280-lpass-lpi-pinctrl.yaml | 4 $id: http://devicetree.org/schemas/pinctrl/qcom,sc7280-lpass-lpi-pinctrl.yaml# 7 title: Qualcomm SC7280 SoC LPASS LPI TLMM 14 (LPASS) Low Power Island (LPI) of Qualcomm SC7280 SoC. 18 const: qcom,sc7280-lpass-lpi-pinctrl 111 compatible = "qcom,sc7280-lpass-lpi-pinctrl";
|
| D | qcom,sm8250-lpass-lpi-pinctrl.yaml | 4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8250-lpass-lpi-pinctrl.yaml# 7 title: Qualcomm SM8250 SoC LPASS LPI TLMM 14 (LPASS) Low Power Island (LPI) of Qualcomm SM8250 SoC. 18 const: qcom,sm8250-lpass-lpi-pinctrl 128 compatible = "qcom,sm8250-lpass-lpi-pinctrl";
|
| /kernel/linux/linux-6.6/drivers/net/ethernet/stmicro/stmmac/ |
| D | dwmac1000.h | 61 * LPI status, timer and control register offset 66 /* LPI control and status defines */ 67 #define LPI_CTRL_STATUS_LPITXA 0x00080000 /* Enable LPI TX Automate */ 70 #define LPI_CTRL_STATUS_LPIEN 0x00010000 /* LPI Enable */ 71 #define LPI_CTRL_STATUS_RLPIST 0x00000200 /* Receive LPI state */ 72 #define LPI_CTRL_STATUS_TLPIST 0x00000100 /* Transmit LPI state */ 73 #define LPI_CTRL_STATUS_RLPIEX 0x00000008 /* Receive LPI Exit */ 74 #define LPI_CTRL_STATUS_RLPIEN 0x00000004 /* Receive LPI Entry */ 75 #define LPI_CTRL_STATUS_TLPIEX 0x00000002 /* Transmit LPI Exit */ 76 #define LPI_CTRL_STATUS_TLPIEN 0x00000001 /* Transmit LPI Entry */
|
| D | dwmac4.h | 180 * LPI status, timer and control register offset 187 /* LPI control and status defines */ 188 #define GMAC4_LPI_CTRL_STATUS_LPITCSE BIT(21) /* LPI Tx Clock Stop Enable */ 189 #define GMAC4_LPI_CTRL_STATUS_LPIATE BIT(20) /* LPI Timer Enable */ 190 #define GMAC4_LPI_CTRL_STATUS_LPITXA BIT(19) /* Enable LPI TX Automate */ 192 #define GMAC4_LPI_CTRL_STATUS_LPIEN BIT(16) /* LPI Enable */ 193 #define GMAC4_LPI_CTRL_STATUS_RLPIEX BIT(3) /* Receive LPI Exit */ 194 #define GMAC4_LPI_CTRL_STATUS_RLPIEN BIT(2) /* Receive LPI Entry */ 195 #define GMAC4_LPI_CTRL_STATUS_TLPIEX BIT(1) /* Transmit LPI Exit */ 196 #define GMAC4_LPI_CTRL_STATUS_TLPIEN BIT(0) /* Transmit LPI Entry */
|
| /kernel/linux/linux-5.10/drivers/net/ethernet/stmicro/stmmac/ |
| D | dwmac1000.h | 61 * LPI status, timer and control register offset 66 /* LPI control and status defines */ 67 #define LPI_CTRL_STATUS_LPITXA 0x00080000 /* Enable LPI TX Automate */ 70 #define LPI_CTRL_STATUS_LPIEN 0x00010000 /* LPI Enable */ 71 #define LPI_CTRL_STATUS_RLPIST 0x00000200 /* Receive LPI state */ 72 #define LPI_CTRL_STATUS_TLPIST 0x00000100 /* Transmit LPI state */ 73 #define LPI_CTRL_STATUS_RLPIEX 0x00000008 /* Receive LPI Exit */ 74 #define LPI_CTRL_STATUS_RLPIEN 0x00000004 /* Receive LPI Entry */ 75 #define LPI_CTRL_STATUS_TLPIEX 0x00000002 /* Transmit LPI Exit */ 76 #define LPI_CTRL_STATUS_TLPIEN 0x00000001 /* Transmit LPI Entry */
|
| D | dwmac4.h | 175 * LPI status, timer and control register offset 180 /* LPI control and status defines */ 181 #define GMAC4_LPI_CTRL_STATUS_LPITCSE BIT(21) /* LPI Tx Clock Stop Enable */ 182 #define GMAC4_LPI_CTRL_STATUS_LPITXA BIT(19) /* Enable LPI TX Automate */ 184 #define GMAC4_LPI_CTRL_STATUS_LPIEN BIT(16) /* LPI Enable */ 185 #define GMAC4_LPI_CTRL_STATUS_RLPIEX BIT(3) /* Receive LPI Exit */ 186 #define GMAC4_LPI_CTRL_STATUS_RLPIEN BIT(2) /* Receive LPI Entry */ 187 #define GMAC4_LPI_CTRL_STATUS_TLPIEX BIT(1) /* Transmit LPI Exit */ 188 #define GMAC4_LPI_CTRL_STATUS_TLPIEN BIT(0) /* Transmit LPI Entry */
|
| /kernel/linux/linux-6.6/drivers/acpi/ |
| D | processor_idle.c | 939 /* LPI States start at index 3 */ in acpi_processor_evaluate_lpi() 1007 * flat_state_cnt - the number of composite LPI states after the process of flattening 1012 * combine_lpi_states - combine local and parent LPI states to form a composite LPI state 1014 * @local: local LPI state 1015 * @parent: parent LPI state 1016 * @result: composite LPI state 1068 pr_warn("Limiting number of LPI states to max (%d)\n", in flatten_lpi_states() 1150 /* flatten all the LPI states in this level of hierarchy */ in acpi_processor_get_lpi_info() 1170 int __weak acpi_processor_ffh_lpi_enter(struct acpi_lpi_state *lpi) in acpi_processor_ffh_lpi_enter() argument 1176 * acpi_idle_lpi_enter - enters an ACPI any LPI state [all …]
|
| /kernel/linux/linux-5.10/drivers/net/ethernet/samsung/sxgbe/ |
| D | sxgbe_core.c | 53 /* Reading this register shall clear all the LPI status bits */ in sxgbe_get_lpi_status() 189 /* Enable the LPI mode for transmit path with Tx automate bit set. in sxgbe_set_eee_mode() 191 * to LPI mode after all outstanding and pending packets are in sxgbe_set_eee_mode() 228 /* Program the timers in the LPI timer control register: in sxgbe_set_eee_timer() 231 * the LPI pattern. in sxgbe_set_eee_timer() 233 * after it has stopped transmitting the LPI pattern. in sxgbe_set_eee_timer()
|
| D | sxgbe_common.h | 118 /* EEE-LPI mode flags*/ 124 /* EEE-LPI Interrupt status flag */ 127 /* EEE-LPI Default timer values */ 131 /* EEE-LPI Control and status definitions */ 243 /* EEE-LPI stats */ 348 /* EEE-LPI specific operations */ 501 /* EEE-LPI specific members */
|
| /kernel/linux/linux-6.6/drivers/net/ethernet/samsung/sxgbe/ |
| D | sxgbe_core.c | 53 /* Reading this register shall clear all the LPI status bits */ in sxgbe_get_lpi_status() 190 /* Enable the LPI mode for transmit path with Tx automate bit set. in sxgbe_set_eee_mode() 192 * to LPI mode after all outstanding and pending packets are in sxgbe_set_eee_mode() 229 /* Program the timers in the LPI timer control register: in sxgbe_set_eee_timer() 232 * the LPI pattern. in sxgbe_set_eee_timer() 234 * after it has stopped transmitting the LPI pattern. in sxgbe_set_eee_timer()
|
| D | sxgbe_common.h | 118 /* EEE-LPI mode flags*/ 124 /* EEE-LPI Interrupt status flag */ 127 /* EEE-LPI Default timer values */ 131 /* EEE-LPI Control and status definitions */ 243 /* EEE-LPI stats */ 348 /* EEE-LPI specific operations */ 501 /* EEE-LPI specific members */
|
| /kernel/linux/linux-5.10/drivers/acpi/ |
| D | processor_idle.c | 941 /* LPI States start at index 3 */ in acpi_processor_evaluate_lpi() 1009 * flat_state_cnt - the number of composite LPI states after the process of flattening 1014 * combine_lpi_states - combine local and parent LPI states to form a composite LPI state 1016 * @local: local LPI state 1017 * @parent: parent LPI state 1018 * @result: composite LPI state 1070 pr_warn("Limiting number of LPI states to max (%d)\n", in flatten_lpi_states() 1149 /* flatten all the LPI states in this level of hierarchy */ in acpi_processor_get_lpi_info() 1169 int __weak acpi_processor_ffh_lpi_enter(struct acpi_lpi_state *lpi) in acpi_processor_ffh_lpi_enter() argument 1175 * acpi_idle_lpi_enter - enters an ACPI any LPI state [all …]
|