Home
last modified time | relevance | path

Searched full:mx6sl (Results 1 – 21 of 21) sorted by relevance

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/nvmem/
Dimx-ocotp.yaml14 i.MX6Q/D, i.MX6DL/S, i.MX6SL, i.MX6SX, i.MX6UL, i.MX6ULL/ULZ, i.MX6SLL,
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/nvmem/
Dimx-ocotp.yaml14 i.MX6Q/D, i.MX6DL/S, i.MX6SL, i.MX6SX, i.MX6UL, i.MX6ULL/ULZ, i.MX6SLL,
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/power/
Dfsl,imx-gpc.yaml61 The following additional DOMAIN_INDEX value is valid for i.MX6SL:
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/power/
Dfsl,imx-gpc.yaml80 The following additional DOMAIN_INDEX value is valid for i.MX6SL:
/kernel/linux/linux-6.6/arch/arm/mach-imx/
Danatop.c32 /* Below MISC0_DISCON_HIGH_SNVS is only for i.MX6SL */
/kernel/linux/linux-5.10/arch/arm/mach-imx/
Danatop.c32 /* Below MISC0_DISCON_HIGH_SNVS is only for i.MX6SL */
/kernel/linux/linux-5.10/drivers/soc/imx/
Dsoc-imx.c82 soc_id = "i.MX6SL"; in imx_soc_device_init()
/kernel/linux/linux-6.6/drivers/soc/imx/
Dsoc-imx.c87 soc_id = "i.MX6SL"; in imx_soc_device_init()
/kernel/linux/linux-6.6/arch/arm/boot/dts/nxp/imx/
Dimx6sl-tolino-shine3.dts10 * In the Toline Shine 3 ebook reader it is a i.MX6SL
Dimx6sl-tolino-vision5.dts10 * In the Tolino Vision 5 ebook reader it is a i.MX6SL
De70k02.dtsi12 * the Tolino Shine 3 (with i.MX6SL)
De60k02.dtsi12 * the Tolino Shine 3 (with i.MX6SL)
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dimx6sl-tolino-shine3.dts10 * In the Toline Shine 3 ebook reader it is a i.MX6SL
De60k02.dtsi12 * the Tolino Shine 3 (with i.MX6SL)
/kernel/linux/linux-5.10/drivers/mmc/host/
Dsdhci-esdhc-imx.c102 /* NOTE: the minimum valid tuning start tap for mx6sl is 1 */
401 /* ignore bit[0-15] as it stores cap_1 register val for mx6sl */ in esdhc_readl_le()
1331 * TO1.1, it's harmless for MX6SL in sdhci_esdhc_imx_hwinit()
/kernel/linux/linux-6.6/drivers/mmc/host/
Dsdhci-esdhc-imx.c106 /* NOTE: the minimum valid tuning start tap for mx6sl is 1 */
509 /* ignore bit[0-15] as it stores cap_1 register val for mx6sl */ in esdhc_readl_le()
1446 * TO1.1, it's harmless for MX6SL in sdhci_esdhc_imx_hwinit()
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/arm/
Dfsl.yaml253 - description: i.MX6SL based Boards
/kernel/linux/linux-5.10/arch/arm/
DKconfig.debug461 bool "i.MX6SL Debug UART"
465 on i.MX6SL.
/kernel/linux/linux-6.6/arch/arm/
DKconfig.debug484 bool "i.MX6SL Debug UART"
488 on i.MX6SL.
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/arm/
Dfsl.yaml581 - description: i.MX6SL based Boards
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/drivers/
D0030_linux_drivers_pci_misc_nvmem_of_mtd_mmc.patch9467 /* NOTE: the minimum valid tuning start tap for mx6sl is 1 */
9772 * TO1.1, it's harmless for MX6SL