Home
last modified time | relevance | path

Searched full:pcc2 (Results 1 – 25 of 65) sorted by relevance

123

/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dimx7ulp.dtsi121 clocks = <&pcc2 IMX7ULP_CLK_DMA1>,
122 <&pcc2 IMX7ULP_CLK_DMA_MUX1>;
131 clocks = <&pcc2 IMX7ULP_CLK_CAAM>,
152 clocks = <&pcc2 IMX7ULP_CLK_LPUART4>;
154 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPUART4>;
164 clocks = <&pcc2 IMX7ULP_CLK_LPUART5>;
166 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPUART5>;
175 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPTPM4>;
177 clocks = <&pcc2 IMX7ULP_CLK_LPTPM4>;
187 <&pcc2 IMX7ULP_CLK_LPTPM5>;
[all …]
Dimx7ulp-com.dts40 assigned-clocks = <&pcc2 IMX7ULP_CLK_USDHC0>;
Dimx7ulp-evk.dts80 assigned-clocks = <&pcc2 IMX7ULP_CLK_USDHC0>;
/kernel/linux/linux-6.6/arch/arm/boot/dts/nxp/imx/
Dimx7ulp.dtsi121 clocks = <&pcc2 IMX7ULP_CLK_DMA1>,
122 <&pcc2 IMX7ULP_CLK_DMA_MUX1>;
131 clocks = <&pcc2 IMX7ULP_CLK_CAAM>,
152 clocks = <&pcc2 IMX7ULP_CLK_LPUART4>;
154 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPUART4>;
164 clocks = <&pcc2 IMX7ULP_CLK_LPUART5>;
166 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPUART5>;
175 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPTPM4>;
177 clocks = <&pcc2 IMX7ULP_CLK_LPTPM4>;
187 <&pcc2 IMX7ULP_CLK_LPTPM5>;
[all …]
Dimx7ulp-com.dts40 assigned-clocks = <&pcc2 IMX7ULP_CLK_USDHC0>;
Dimx7ulp-evk.dts80 assigned-clocks = <&pcc2 IMX7ULP_CLK_USDHC0>;
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/
Dimx7ulp-pcc-clock.yaml24 A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules.
40 - fsl,imx7ulp-pcc2
92 compatible = "fsl,imx7ulp-pcc2";
118 <&pcc2 IMX7ULP_CLK_USDHC1>;
Dimx7ulp-scg-clock.yaml24 A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules.
96 <&pcc2 IMX7ULP_CLK_USDHC1>;
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/clock/
Dimx7ulp-pcc-clock.yaml24 A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules.
40 - fsl,imx7ulp-pcc2
92 compatible = "fsl,imx7ulp-pcc2";
Dimx7ulp-scg-clock.yaml24 A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules.
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pwm/
Dimx-tpm-pwm.yaml51 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPTPM4>;
53 clocks = <&pcc2 IMX7ULP_CLK_LPTPM4>;
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/pwm/
Dimx-tpm-pwm.yaml53 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPTPM4>;
55 clocks = <&pcc2 IMX7ULP_CLK_LPTPM4>;
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/watchdog/
Dfsl-imx7ulp-wdt.yaml54 clocks = <&pcc2 IMX7ULP_CLK_WDG1>;
55 assigned-clocks = <&pcc2 IMX7ULP_CLK_WDG1>;
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/watchdog/
Dfsl-imx7ulp-wdt.yaml50 clocks = <&pcc2 IMX7ULP_CLK_WDG1>;
51 assigned-clocks = <&pcc2 IMX7ULP_CLK_WDG1>;
/kernel/linux/linux-6.6/drivers/net/ethernet/i825xx/
D82596.c505 volatile unsigned char *pcc2 = (unsigned char *) 0xfff42000; in i596_error() local
507 pcc2[0x28] = 1; in i596_error()
508 pcc2[0x2b] = 0x1d; in i596_error()
626 volatile unsigned char *pcc2 = (unsigned char *) 0xfff42000; in init_i596_mem() local
629 pcc2[0x28] = 1; in init_i596_mem()
630 pcc2[0x2a] = 0x48; in init_i596_mem()
635 pcc2[0x2b] = 0x08; in init_i596_mem()
691 volatile unsigned char *pcc2 = (unsigned char *) 0xfff42000; in init_i596_mem() local
694 pcc2[0x2a] = 0x55; /* Edge sensitive */ in init_i596_mem()
695 pcc2[0x2b] = 0x15; in init_i596_mem()
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/i825xx/
D82596.c506 volatile unsigned char *pcc2 = (unsigned char *) 0xfff42000; in i596_error() local
508 pcc2[0x28] = 1; in i596_error()
509 pcc2[0x2b] = 0x1d; in i596_error()
627 volatile unsigned char *pcc2 = (unsigned char *) 0xfff42000; in init_i596_mem() local
630 pcc2[0x28] = 1; in init_i596_mem()
631 pcc2[0x2a] = 0x48; in init_i596_mem()
636 pcc2[0x2b] = 0x08; in init_i596_mem()
692 volatile unsigned char *pcc2 = (unsigned char *) 0xfff42000; in init_i596_mem() local
695 pcc2[0x2a] = 0x55; /* Edge sensitive */ in init_i596_mem()
696 pcc2[0x2b] = 0x15; in init_i596_mem()
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/dma/
Dfsl-edma.txt90 clocks = <&pcc2 IMX7ULP_CLK_DMA1>,
91 <&pcc2 IMX7ULP_CLK_DMA_MUX1>;
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/dma/
Dfsl,edma.yaml202 clocks = <&pcc2 IMX7ULP_CLK_DMA1>, <&pcc2 IMX7ULP_CLK_DMA_MUX1>;
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/timer/
Dnxp,tpm-timer.yaml59 <&pcc2 IMX7ULP_CLK_LPTPM5>;
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/timer/
Dnxp,tpm-timer.yaml63 <&pcc2 IMX7ULP_CLK_LPTPM5>;
/kernel/linux/linux-6.6/include/dt-bindings/clock/
Dimx7ulp-clock.h66 /* PCC2 */
/kernel/linux/linux-5.10/include/dt-bindings/clock/
Dimx7ulp-clock.h66 /* PCC2 */
/kernel/linux/linux-5.10/drivers/clk/imx/
Dclk-imx7ulp.c149 /* PCC2 */ in imx7ulp_clk_pcc2_init()
181 CLK_OF_DECLARE(imx7ulp_clk_pcc2, "fsl,imx7ulp-pcc2", imx7ulp_clk_pcc2_init);
/kernel/linux/linux-6.6/drivers/clk/imx/
Dclk-imx7ulp.c149 /* PCC2 */ in imx7ulp_clk_pcc2_init()
181 CLK_OF_DECLARE(imx7ulp_clk_pcc2, "fsl,imx7ulp-pcc2", imx7ulp_clk_pcc2_init);
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/pinctrl/
Dnvidia,tegra114-pinmux.yaml61 pbb7, pcc2, pwr_i2c_scl_pz6, pwr_i2c_sda_pz7, kb_row0_pr0,

123