Searched full:rams (Results 1 – 25 of 68) sorted by relevance
123
| /kernel/linux/linux-6.6/tools/perf/pmu-events/arch/arm64/arm/neoverse-n1/ |
| D | memory.json | 8 …ECC or parity) in protected CPUs RAMs. On the core, this event counts errors in the caches (includ…
|
| /kernel/linux/linux-6.6/tools/perf/pmu-events/arch/arm64/arm/neoverse-n2-v2/ |
| D | memory.json | 8 …ECC or parity) in protected CPUs RAMs. On the core, this event counts errors in the caches (includ…
|
| /kernel/linux/linux-6.6/tools/perf/pmu-events/arch/arm64/ampere/emag/ |
| D | memory.json | 21 …t counts any correctable or uncorrectable memory error (ECC or parity) in the protected core RAMs",
|
| /kernel/linux/linux-5.10/tools/perf/pmu-events/arch/arm64/ampere/emag/ |
| D | memory.json | 24 …t counts any correctable or uncorrectable memory error (ECC or parity) in the protected core RAMs",
|
| /kernel/linux/linux-6.6/tools/perf/pmu-events/arch/arm64/arm/cortex-a76/ |
| D | exception.json | 6 …t counts any correctable or uncorrectable memory error (ECC or parity) in the protected core RAMs",
|
| /kernel/linux/linux-5.10/tools/perf/pmu-events/arch/arm64/arm/cortex-a76-n1/ |
| D | exception.json | 8 …t counts any correctable or uncorrectable memory error (ECC or parity) in the protected core RAMs",
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/soc/ti/ |
| D | ti,pruss.yaml | 19 instruction RAMs, some internal peripheral modules to facilitate industrial
35 acts on a primary Data RAM (there are usually 2 Data RAMs) at its address
92 The various Data RAMs within a single PRU-ICSS unit are represented as a
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/soc/ti/ |
| D | ti,pruss.yaml | 19 instruction RAMs, some internal peripheral modules to facilitate industrial
35 acts on a primary Data RAM (there are usually 2 Data RAMs) at its address
99 The various Data RAMs within a single PRU-ICSS unit are represented as a
|
| /kernel/linux/linux-6.6/arch/xtensa/variants/fsf/include/variant/ |
| D | core.h | 165 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
167 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
168 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /kernel/linux/linux-5.10/arch/xtensa/variants/fsf/include/variant/ |
| D | core.h | 165 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
167 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
168 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /kernel/linux/linux-6.6/arch/arc/ |
| D | Kconfig | 244 Single Cycle RAMS to store Fast Path Code
254 Single Cycle RAMS to store Fast Path Data
|
| /kernel/linux/linux-5.10/arch/arc/ |
| D | Kconfig | 261 Single Cycle RAMS to store Fast Path Code
271 Single Cycle RAMS to store Fast Path Data
|
| /kernel/linux/linux-5.10/arch/xtensa/variants/dc232b/include/variant/ |
| D | core.h | 172 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
174 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
175 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /kernel/linux/linux-6.6/arch/xtensa/variants/test_mmuhifi_c3/include/variant/ |
| D | core.h | 185 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
187 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
188 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /kernel/linux/linux-5.10/arch/xtensa/variants/test_mmuhifi_c3/include/variant/ |
| D | core.h | 185 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
187 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
188 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /kernel/linux/linux-6.6/arch/xtensa/variants/dc232b/include/variant/ |
| D | core.h | 172 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
174 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
175 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /kernel/linux/linux-5.10/arch/powerpc/platforms/8xx/ |
| D | Kconfig | 154 This microcode relocates SMC1 and SMC2 parameter RAMs at
|
| /kernel/linux/linux-6.6/drivers/misc/eeprom/ |
| D | Kconfig | 5 tristate "I2C EEPROMs / RAMs / ROMs from most vendors"
|
| /kernel/linux/linux-6.6/arch/powerpc/platforms/8xx/ |
| D | Kconfig | 155 This microcode relocates SMC1 and SMC2 parameter RAMs at
|
| /kernel/linux/linux-5.10/drivers/misc/eeprom/ |
| D | Kconfig | 5 tristate "I2C EEPROMs / RAMs / ROMs from most vendors"
|
| /kernel/linux/linux-6.6/arch/xtensa/variants/dc233c/include/variant/ |
| D | core.h | 218 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
220 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
221 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /kernel/linux/linux-5.10/arch/xtensa/variants/dc233c/include/variant/ |
| D | core.h | 218 #define XCHAL_NUM_INSTRAM 0 /* number of core instr. RAMs */
220 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */
221 #define XCHAL_NUM_URAM 0 /* number of core unified RAMs*/
|
| /kernel/linux/linux-6.6/drivers/remoteproc/ |
| D | keystone_remoteproc.c | 242 * Custom function to translate a DSP device address (internal RAMs only) to a
243 * kernel virtual address. The DSPs can access their RAMs at either an internal
|
| /kernel/linux/linux-5.10/drivers/remoteproc/ |
| D | keystone_remoteproc.c | 242 * Custom function to translate a DSP device address (internal RAMs only) to a
243 * kernel virtual address. The DSPs can access their RAMs at either an internal
|
| D | ti_k3_dsp_remoteproc.c | 224 * internal RAMs. The .prepare() ops is invoked by remoteproc core before any
350 * Custom function to translate a DSP device address (internal RAMs only) to a
351 * kernel virtual address. The DSPs can access their RAMs at either an internal
|
123