Home
last modified time | relevance | path

Searched full:rmii (Results 1 – 25 of 663) sorted by relevance

12345678910>>...27

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/
Dmediatek-dwmac.txt26 It should be defined for RMII interface when the reference clock is from MT2712 SoC.
29 It should be defined for RMII interface.
32 Both delay properties need to be a multiple of 550 for MII/RMII interface,
35 - mediatek,rmii-rxc: boolean property, if present indicates that the RMII
39 - mediatek,rmii-clk-from-mac: boolean property, if present indicates that
40 MT2712 SoC provides the RMII reference clock, which outputs to TXC pin only.
44 which is from external PHYs in RMII case, and it rarely happen.
45 3. the reference clock, which outputs to TXC pin will be inversed in RMII case
49 2. reference clock will be inversed when arrived at MAC in RMII case, when
51 3. the inside clock, which be sent to MAC, will be inversed in RMII case when
[all …]
Dmicrel.txt22 - micrel,rmii-reference-clock-select-25-mhz: RMII Reference Clock Select
25 Setting the RMII Reference Clock Select bit enables 25 MHz rather
30 Specifically, a clock reference ("rmii-ref" below) is always needed to
36 - KSZ8021, KSZ8031, KSZ8081, KSZ8091: "rmii-ref": The RMII reference
Dftgmac100.txt19 absent, "rgmii" is assumed. Supported values are "rgmii*" and "rmii" for
22 rmii (100bT) but kept as a separate property in case NC-SI grows support
28 IP clock, and optionally an RMII RCLK gate for the AST2500/AST2600. The
33 - "RCLK": Clock gate for the RMII RCLK
Dcpsw-phy-sel.txt13 -rmii-clock-ext : If present, the driver will configure the RMII
29 rmii-clock-ext;
Drockchip-dwmac.txt24 <&cru SCLK_MACREF>: clock gate for RMII referce clock
25 <&cru SCLK_MACREF_OUT> clock gate for RMII reference clock output
33 is not sourced from SoC's PLL, but input from PHY; For RMII, "input" means
Dlpc-eth.txt10 absent, "rmii" is assumed.
26 phy-mode = "rmii";
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/net/
Dmediatek-dwmac.yaml54 - description: RMII reference clock provided by MAC
81 For MT2712 RMII/MII interface, Allowed value need to be a multiple of 550,
83 For MT8188/MT8195 RGMII/RMII/MII interface, Allowed value need to be a multiple of 290,
91 For MT2712 RMII/MII interface, Allowed value need to be a multiple of 550,
93 For MT8188/MT8195 RGMII/RMII/MII interface, Allowed value need to be a multiple
96 mediatek,rmii-rxc:
99 If present, indicates that the RMII reference clock, which is from external
102 mediatek,rmii-clk-from-mac:
105 If present, indicates that MAC provides the RMII reference clock, which
114 which is from external PHYs in RMII case, and it rarely happen.
[all …]
Dmicrel.txt23 - micrel,rmii-reference-clock-select-25-mhz: RMII Reference Clock Select
26 Setting the RMII Reference Clock Select bit enables 25 MHz rather
31 Specifically, a clock reference ("rmii-ref" below) is always needed to
37 - KSZ8021, KSZ8031, KSZ8081, KSZ8091: "rmii-ref": The RMII reference
Dnxp,tja11xx.yaml34 nxp,rmii-refclk-in:
38 in RMII mode. This clock signal is provided by the PHY and is
45 interface reference clock input when RMII mode enabled.
47 reference clock output when RMII mode enabled.
63 nxp,rmii-refclk-in;
Dactions,owl-emac.yaml14 It provides the RMII and SMII interfaces and is compliant with the
44 - const: rmii
81 clock-names = "eth", "rmii";
83 phy-mode = "rmii";
Dcpsw-phy-sel.txt13 -rmii-clock-ext : If present, the driver will configure the RMII
29 rmii-clock-ext;
Dfaraday,ftgmac100.yaml36 - description: RMII RCLK gate for AST2500/2600
47 - rmii
54 rmii (100bT) but kept as a separate property in case NC-SI grows support
Dmediatek,star-emac.yaml51 mediatek,rmii-rxc:
54 If present, indicates that the RMII reference clock, which is from external
97 phy-mode = "rmii";
Dlpc-eth.txt10 absent, "rmii" is assumed.
26 phy-mode = "rmii";
/kernel/linux/linux-6.6/drivers/net/ethernet/stmicro/stmmac/
Ddwmac-mediatek.c149 /* 550ps per stage for MII/RMII */ in mt2712_delay_ps2stage()
174 /* 550ps per stage for MII/RMII */ in mt2712_delay_stage2ps()
211 /* case 1: mac provides the rmii reference clock, in mt2712_set_delay()
224 /* case 2: the rmii reference clock is from external phy, in mt2712_set_delay()
231 /* the rmii reference clock from outside is connected in mt2712_set_delay()
239 /* the rmii reference clock from outside is connected in mt2712_set_delay()
362 /* case 1: mac provides the rmii reference clock, in mt8195_set_delay()
381 /* case 2: the rmii reference clock is from external phy, in mt8195_set_delay()
388 /* the rmii reference clock from outside is connected in mt8195_set_delay()
399 /* the rmii reference clock from outside is connected in mt8195_set_delay()
[all …]
/kernel/linux/linux-6.6/arch/powerpc/boot/dts/
Dkmeter1.dts346 /* Piggy2 (UCC4, MDIO 0x00, RMII) */
358 phy-connection-type = "rmii";
362 /* Eth-1 (UCC5, MDIO 0x08, RMII) */
374 phy-connection-type = "rmii";
378 /* Eth-2 (UCC6, MDIO 0x09, RMII) */
390 phy-connection-type = "rmii";
394 /* Eth-3 (UCC7, MDIO 0x0a, RMII) */
406 phy-connection-type = "rmii";
410 /* Eth-4 (UCC8, MDIO 0x0b, RMII) */
422 phy-connection-type = "rmii";
[all …]
/kernel/linux/linux-5.10/arch/powerpc/boot/dts/
Dkmeter1.dts346 /* Piggy2 (UCC4, MDIO 0x00, RMII) */
358 phy-connection-type = "rmii";
362 /* Eth-1 (UCC5, MDIO 0x08, RMII) */
374 phy-connection-type = "rmii";
378 /* Eth-2 (UCC6, MDIO 0x09, RMII) */
390 phy-connection-type = "rmii";
394 /* Eth-3 (UCC7, MDIO 0x0a, RMII) */
406 phy-connection-type = "rmii";
410 /* Eth-4 (UCC8, MDIO 0x0b, RMII) */
422 phy-connection-type = "rmii";
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/stmicro/stmmac/
Ddwmac-mediatek.c88 * only in RMII(when MAC provides the reference clock), and useless for in mt2712_set_interface()
89 * RGMII/MII/RMII(when PHY provides the reference clock). in mt2712_set_interface()
129 /* 550ps per stage for MII/RMII */ in mt2712_delay_ps2stage()
154 /* 550ps per stage for MII/RMII */ in mt2712_delay_stage2ps()
191 /* case 1: mac provides the rmii reference clock, in mt2712_set_delay()
204 /* case 2: the rmii reference clock is from external phy, in mt2712_set_delay()
211 /* the rmii reference clock from outside is connected in mt2712_set_delay()
219 /* the rmii reference clock from outside is connected in mt2712_set_delay()
309 plat->rmii_rxc = of_property_read_bool(plat->np, "mediatek,rmii-rxc"); in mediatek_dwmac_config_dt()
310 plat->rmii_clk_from_mac = of_property_read_bool(plat->np, "mediatek,rmii-clk-from-mac"); in mediatek_dwmac_config_dt()
/kernel/linux/linux-5.10/drivers/pinctrl/qcom/
Dpinctrl-ipq4019.c517 FUNCTION(rmii),
595 PINGROUP(36, rmii, led2, led0, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
597 PINGROUP(37, rmii, wifi0, wifi1, led1, NA, NA, NA, NA, NA, NA, NA, NA,
599 PINGROUP(38, rmii, led2, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
601 PINGROUP(39, rmii, pcie, led3, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
603 PINGROUP(40, rmii, wifi0, wifi1, smart2, led4, NA, NA, NA, NA, NA, NA,
605 PINGROUP(41, rmii, wifi0, wifi1, smart2, NA, NA, NA, NA, NA, NA, NA,
607 PINGROUP(42, rmii, wifi0, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
609 PINGROUP(43, rmii, wifi1, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
611 PINGROUP(44, rmii, blsp_spi1, smart0, led5, NA, NA, NA, NA, NA, NA, NA,
[all …]
/kernel/linux/linux-6.6/drivers/pinctrl/qcom/
Dpinctrl-ipq4019.c509 QCA_PIN_FUNCTION(rmii),
587 PINGROUP(36, rmii, led2, led0, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
589 PINGROUP(37, rmii, wifi0, wifi1, led1, NA, NA, NA, NA, NA, NA, NA, NA,
591 PINGROUP(38, rmii, led2, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
593 PINGROUP(39, rmii, pcie, led3, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
595 PINGROUP(40, rmii, wifi0, wifi1, smart2, led4, NA, NA, NA, NA, NA, NA,
597 PINGROUP(41, rmii, wifi0, wifi1, smart2, NA, NA, NA, NA, NA, NA, NA,
599 PINGROUP(42, rmii, wifi0, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
601 PINGROUP(43, rmii, wifi1, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
603 PINGROUP(44, rmii, blsp_spi1, smart0, led5, NA, NA, NA, NA, NA, NA, NA,
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dimx6ul-kontron-n6x1x-som-common.dtsi32 phy-mode = "rmii";
44 clock-names = "rmii-ref";
50 phy-mode = "rmii";
Dat91sam9x25ek.dts22 phy-mode = "rmii";
27 phy-mode = "rmii";
/kernel/linux/linux-6.6/arch/arm/boot/dts/nxp/imx/
Dimx6ul-kontron-sl-common.dtsi37 phy-mode = "rmii";
49 clock-names = "rmii-ref";
55 phy-mode = "rmii";
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/clock/
Dstarfive,jh7110-aoncrg.yaml23 - description: GMAC0 RMII reference or GMAC0 RGMII RX
30 - description: GMAC0 RMII reference or GMAC0 RGMII RX
38 - description: GMAC0 RMII reference
/kernel/linux/linux-6.6/arch/arm/boot/dts/microchip/
Dat91sam9x25ek.dts22 phy-mode = "rmii";
27 phy-mode = "rmii";

12345678910>>...27