Searched full:three (Results 1 – 25 of 3757) sorted by relevance
12345678910>>...151
10 biology. Just because you have three numbers that describe the 'red',20 the human eye has color receptors that are sensitive to three different21 wavelengths of light. Hence the need to use three numbers to describe33 Since the human eye has only three color receptors it is perfectly67 A monitor or TV will reproduce colors by emitting light at three78 to define the three color primaries (these are typically defined as x, y80 reference: that is the color obtained when all three primaries are at86 Other colorspaces are defined by three chromaticity coordinates defined144 The colorspace definition itself consists of the three chromaticity
65 * SCU hardware requires that STP remote node entries take three consecutive66 * remote node index so the table is arranged in sets of three. The bits are67 * used as 0111 0111 to make a byte and the bits define the set of three remote151 * the remote nodes must occupy three consecutive remote node context153 * sets of three into a single nibble. When the STP RNi is allocated all162 * This field is the nibble selector for the above table. There are three164 * three remote node entries.
22 are no architectures which need more than three domain levels. The first45 Next three are schedule() statistics:57 Next three are statistics describing scheduling latency:126 Next three are active_load_balance() statistics:132 Next three are sched_balance_exec() statistics:138 Next three are sched_balance_fork() statistics:144 Next three are try_to_wake_up() statistics:155 the same information on a per-process level. There are three fields in
43 * complex and dynamic memory mappings of each target task to three44 * discontiguous regions which cover every mapped areas. However, the three54 * three regions and returns. For more detail, refer to the comment of60 * mapped. To cover every mappings, the three regions should start with 10,61 * and end with 305. The process also has three unmapped areas, 25-200,63 * unmapped areas, and thus it should be converted to three regions of 10-25,114 * three_regions The three regions that need to be applied now121 * three regions, and updates the monitoring target regions to fit in the three125 * This test passes the given target regions and the new three regions that156 * This function test most common case where the three big regions are only[all …]
45 * - PRESENT *must* be in the bottom three bits because swap cache62 * 3-24th LSB are shared with swp_entry, however the 0-2nd three LSB still63 * hold protection values. That means the three protection bits are64 * reserved for both PTE and SWAP entry at the most significant three67 * There are three protection bits available for SWAP entry:71 * So those three bits have to be inside of 0-2nd LSB of PTE.
5 - #mux-control-cells : <0> if parallel (the three muxes are bound together6 with a single mux controller controlling all three muxes), or <1> if27 * Three independent mux controllers (of which one is used).53 * Three parallel muxes with one mux controller, useful e.g. if
57 (one internal, one external). EMC14x3 support three sensors (one internal,58 two external), and EMC14x4 support four sensors (one internal, three61 The chips implement three limits for each sensor: low (tempX_min), high66 all three limits.
72 .three = 0, \78 .three = arg->three, \86 var.three = 0; \199 unsigned long three; member208 int three; member216 u8 three; member224 char *three; member233 char __user *three; member
32 * 1. Three piecewise linear graphs (one for each plane) with three segments34 * each plane on the y axis. The three linear segments may have a different36 * a "Knee" point. As there are three such segments, four points need to be
83 zero.three = 0; \100 .three = 0, \106 .three = arg->three, \112 var.three = 0; \246 unsigned long three; member255 int three; member263 u8 three; member271 char *three; member280 char __user *three; member
4 The backlight brightness control operates at three different levels for the16 is at one of the three levels (daylight, office or dark). This29 one of the three levels (daylight, office or dark). This is an
4 The backlight brightness control operates at three different levels for the21 is at one of the three levels (daylight, office or dark). This35 one of the three levels (daylight, office or dark). This is an
7 CONFIG_DEBUG_LOCK_ALLOC -- Do three, covering CONFIG_PROVE_LOCKING & not.12 CONFIG_PREEMPT -- Do half. (First three and #8.)18 CONFIG_RCU_NOCB_CPU -- Do three, one with no rcu_nocbs CPUs, one with
502 …: "Counts the number of flits received from the QPI Link. This is one of three 'groups' that allo…511 …: "Counts the number of flits received from the QPI Link. This is one of three 'groups' that allo…520 …: "Counts the number of flits received from the QPI Link. This is one of three 'groups' that allo…529 …: "Counts the number of flits received from the QPI Link. This is one of three 'groups' that allo…538 …: "Counts the number of flits received from the QPI Link. This is one of three 'groups' that allo…547 …: "Counts the number of flits received from the QPI Link. This is one of three 'groups' that allo…556 …: "Counts the number of flits received from the QPI Link. This is one of three 'groups' that allo…565 …: "Counts the number of flits received from the QPI Link. This is one of three 'groups' that allo…574 …: "Counts the number of flits received from the QPI Link. This is one of three 'groups' that allo…583 …: "Counts the number of flits received from the QPI Link. This is one of three 'groups' that allo…[all …]
7 CONFIG_DEBUG_LOCK_ALLOC -- Do three, covering CONFIG_PROVE_LOCKING & not.12 CONFIG_PREEMPT -- Do half. (First three and #8.)19 CONFIG_RCU_NOCB_CPU -- Do three, one with no rcu_nocbs CPUs, one with
13 * nodes, based on up to three entries per node for which the18 * of three memory map entries per node is "enough" entries for21 * to allow more than three entries per node or otherwise refine
10 The RISC-V supervisor ISA manual specifies three interrupt sources that are19 required to have a HLIC with these three interrupt sources present. Since the29 RISC-V supervisor ISA manual, with only the following three interrupts being