Searched full:ultrascale (Results 1 – 25 of 62) sorted by relevance
123
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/reset/ |
| D | xlnx,zynqmp-reset.txt | 2 = Zynq UltraScale+ MPSoC and Versal reset driver binding =
4 The Zynq UltraScale+ MPSoC and Versal has several different resets.
6 See Chapter 36 of the Zynq UltraScale+ MPSoC TRM (UG) for more information
13 - compatible: "xlnx,zynqmp-reset" for Zynq UltraScale+ MPSoC platform
41 For list of all valid reset indices for Zynq UltraScale+ MPSoC see
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/iio/adc/ |
| D | xilinx-xadc.txt | 4 as the UltraScale/UltraScale+ System Monitor.
14 The Xilinx System Monitor is an ADC that is found in the UltraScale and
15 UltraScale+ FPGAs from Xilinx. The System Monitor provides a DRP interface for
29 UltraScale and UltraScale+ System Monitor.
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/ |
| D | xlnx,zynqmp-clk.txt | 2 Device Tree Clock bindings for the Zynq Ultrascale+ MPSoC controlled using
5 The clock controller is a h/w block of Zynq Ultrascale+ MPSoC clock
22 Input clocks for zynqmp Ultrascale+ clock controller:
24 The Zynq UltraScale+ MPSoC has one primary and four alternative reference clock
|
| /kernel/linux/linux-5.10/arch/microblaze/kernel/cpu/ |
| D | cpuinfo.c | 79 {"UltraScale Virtex", 0x13},
80 {"UltraScale Kintex", 0x14},
81 {"UltraScale+ Zynq", 0x15},
82 {"UltraScale+ Virtex", 0x16},
83 {"UltraScale+ Kintex", 0x17},
|
| /kernel/linux/linux-6.6/arch/microblaze/kernel/cpu/ |
| D | cpuinfo.c | 79 {"UltraScale Virtex", 0x13},
80 {"UltraScale Kintex", 0x14},
81 {"UltraScale+ Zynq", 0x15},
82 {"UltraScale+ Virtex", 0x16},
83 {"UltraScale+ Kintex", 0x17},
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/reset/ |
| D | xlnx,zynqmp-reset.yaml | 7 title: Zynq UltraScale+ MPSoC and Versal reset
13 The Zynq UltraScale+ MPSoC and Versal has several different resets.
24 For list of all valid reset indices for Zynq UltraScale+ MPSoC
|
| /kernel/linux/linux-6.6/drivers/clk/zynqmp/ |
| D | Kconfig | 4 bool "Support for Xilinx ZynqMP Ultrascale+ clock controllers"
8 Support for the Zynqmp Ultrascale clock controller.
|
| D | Makefile | 2 # Zynq Ultrascale+ MPSoC clock specific Makefile
|
| /kernel/linux/linux-5.10/drivers/clk/zynqmp/ |
| D | Kconfig | 4 bool "Support for Xilinx ZynqMP Ultrascale+ clock controllers"
8 Support for the Zynqmp Ultrascale clock controller.
|
| D | Makefile | 2 # Zynq Ultrascale+ MPSoC clock specific Makefile
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/fpga/ |
| D | xlnx,zynqmp-pcap-fpga.yaml | 7 title: Xilinx Zynq Ultrascale MPSoC FPGA Manager
13 Device Tree Bindings for Zynq Ultrascale MPSoC FPGA Manager.
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/firmware/xilinx/ |
| D | xlnx,zynqmp-firmware.txt | 15 "xlnx,zynqmp-firmware" for Zynq Ultrascale+ MPSoC
26 Zynq Ultrascale+ MPSoC
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/xlnx/ |
| D | xlnx,zynqmp-dpsub.yaml | 10 The DisplayPort subsystem of Xilinx ZynqMP (Zynq UltraScale+ MPSoC)
40 Please refer to "Zynq UltraScale+ Device Technical Reference Manual"
41 (https://www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf)
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/display/xlnx/ |
| D | xlnx,zynqmp-dpsub.yaml | 10 The DisplayPort subsystem of Xilinx ZynqMP (Zynq UltraScale+ MPSoC)
40 Please refer to "Zynq UltraScale+ Device Technical Reference Manual"
41 (https://www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf)
|
| /kernel/linux/linux-6.6/drivers/iio/adc/ |
| D | xilinx-xadc.h | 74 XADC_TYPE_US, /* UltraScale and UltraScale+ */
|
| D | Kconfig | 1424 UltraScale/UltraScale+ System Management Wizard.
1431 UltraScale and UltraScale+ FPGAs.
1441 Say yes here to have support for the Xilinx AMS for Ultrascale/Ultrascale+
1445 The driver supports Voltage and Temperature monitoring on Xilinx Ultrascale
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/fpga/ |
| D | xlnx,zynqmp-pcap-fpga.txt | 1 Devicetree bindings for Zynq Ultrascale MPSoC FPGA Manager.
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/net/ |
| D | cdns,macb.yaml | 24 - cdns,zynqmp-gem # Xilinx Zynq Ultrascale+ MPSoC
32 - xlnx,zynqmp-gem # Xilinx Zynq Ultrascale+ MPSoC
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/rtc/ |
| D | xlnx-rtc.txt | 1 * Xilinx Zynq Ultrascale+ MPSoC Real Time Clock
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/serial/ |
| D | cdns,uart.txt | 6 Use "xlnx,zynqmp-uart","cdns,uart-r1p12" for Zynq Ultrascale+ MPSoC.
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/spi/ |
| D | spi-zynqmp-qspi.txt | 1 Xilinx Zynq UltraScale+ MPSoC GQSPI controller Device Tree Bindings
|
| /kernel/linux/linux-5.10/Documentation/misc-devices/ |
| D | xilinx_sdfec.rst | 10 This driver supports SD-FEC Integrated Block for Zynq |Ultrascale+ (TM)| RFSoCs.
12 .. |Ultrascale+ (TM)| unicode:: Ultrascale+ U+2122
|
| /kernel/linux/linux-6.6/Documentation/misc-devices/ |
| D | xilinx_sdfec.rst | 10 This driver supports SD-FEC Integrated Block for Zynq |Ultrascale+ (TM)| RFSoCs.
12 .. |Ultrascale+ (TM)| unicode:: Ultrascale+ U+2122
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/spi/ |
| D | spi-zynqmp-qspi.yaml | 7 title: Xilinx Zynq UltraScale+ MPSoC GQSPI controller
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/nvmem/ |
| D | xlnx,zynqmp-nvmem.txt | 2 = Zynq UltraScale+ MPSoC nvmem firmware driver binding =
|
123