Home
last modified time | relevance | path

Searched full:v3 (Results 1 – 25 of 2133) sorted by relevance

12345678910>>...86

/kernel/linux/linux-5.10/tools/perf/pmu-events/arch/nds32/n13/
Datcpmu.json6 "BriefDescription": "V3 Conditional branch"
12 "BriefDescription": "V3 Taken Conditional branch"
18 "BriefDescription": "V3 Prefetch Instruction"
24 "BriefDescription": "V3 RET Inst"
30 "BriefDescription": "V3 JR(non-RET) instructions"
36 "BriefDescription": "V3 JAL/JRAL instructions"
42 "BriefDescription": "V3 NOP instructions"
48 "BriefDescription": "V3 SCW instructions"
54 "BriefDescription": "V3 ISB/DSB instructions"
60 "BriefDescription": "V3 CCTL instructions"
[all …]
/kernel/linux/linux-6.6/tools/perf/pmu-events/arch/nds32/n13/
Datcpmu.json6 "BriefDescription": "V3 Conditional branch"
12 "BriefDescription": "V3 Taken Conditional branch"
18 "BriefDescription": "V3 Prefetch Instruction"
24 "BriefDescription": "V3 RET Inst"
30 "BriefDescription": "V3 JR(non-RET) instructions"
36 "BriefDescription": "V3 JAL/JRAL instructions"
42 "BriefDescription": "V3 NOP instructions"
48 "BriefDescription": "V3 SCW instructions"
54 "BriefDescription": "V3 ISB/DSB instructions"
60 "BriefDescription": "V3 CCTL instructions"
[all …]
/kernel/linux/linux-6.6/drivers/pci/controller/
Dpci-v3-semi.c3 * Support for V3 Semiconductor PCI Local Bus to PCI Bridge
249 * The V3 PCI interface chip in Integrator provides several windows from
262 * There are three V3 windows, each described by a pair of V3 registers.
289 * The V3 chip translates an address by checking its range within
293 * LB_BASE1/LB_MAP1, the V3 will use the translation from
313 struct v3_pci *v3 = bus->sysdata; in v3_map_bus() local
365 writel(v3_addr_to_lb_base(v3->non_pre_mem) | in v3_map_bus()
367 v3->base + V3_LB_BASE0); in v3_map_bus()
373 writel(v3_addr_to_lb_base(v3->config_mem) | in v3_map_bus()
375 v3->base + V3_LB_BASE1); in v3_map_bus()
[all …]
/kernel/linux/linux-5.10/drivers/pci/controller/
Dpci-v3-semi.c3 * Support for V3 Semiconductor PCI Local Bus to PCI Bridge
251 * The V3 PCI interface chip in Integrator provides several windows from
264 * There are three V3 windows, each described by a pair of V3 registers.
291 * The V3 chip translates an address by checking its range within
295 * LB_BASE1/LB_MAP1, the V3 will use the translation from
315 struct v3_pci *v3 = bus->sysdata; in v3_map_bus() local
367 writel(v3_addr_to_lb_base(v3->non_pre_mem) | in v3_map_bus()
369 v3->base + V3_LB_BASE0); in v3_map_bus()
375 writel(v3_addr_to_lb_base(v3->config_mem) | in v3_map_bus()
377 v3->base + V3_LB_BASE1); in v3_map_bus()
[all …]
/kernel/linux/linux-6.6/include/uapi/linux/
Dnfs.h47 NFS_OK = 0, /* v2 v3 v4 */
48 NFSERR_PERM = 1, /* v2 v3 v4 */
49 NFSERR_NOENT = 2, /* v2 v3 v4 */
50 NFSERR_IO = 5, /* v2 v3 v4 */
51 NFSERR_NXIO = 6, /* v2 v3 v4 */
52 NFSERR_EAGAIN = 11, /* v2 v3 */
53 NFSERR_ACCES = 13, /* v2 v3 v4 */
54 NFSERR_EXIST = 17, /* v2 v3 v4 */
55 NFSERR_XDEV = 18, /* v3 v4 */
56 NFSERR_NODEV = 19, /* v2 v3 v4 */
[all …]
/kernel/linux/linux-5.10/include/uapi/linux/
Dnfs.h47 NFS_OK = 0, /* v2 v3 v4 */
48 NFSERR_PERM = 1, /* v2 v3 v4 */
49 NFSERR_NOENT = 2, /* v2 v3 v4 */
50 NFSERR_IO = 5, /* v2 v3 v4 */
51 NFSERR_NXIO = 6, /* v2 v3 v4 */
52 NFSERR_EAGAIN = 11, /* v2 v3 */
53 NFSERR_ACCES = 13, /* v2 v3 v4 */
54 NFSERR_EXIST = 17, /* v2 v3 v4 */
55 NFSERR_XDEV = 18, /* v3 v4 */
56 NFSERR_NODEV = 19, /* v2 v3 v4 */
[all …]
/kernel/linux/linux-6.6/arch/s390/include/asm/
Dvx-insn-asm.h103 .ifc \vxr,%v3
200 * @v3: Third vector register designated operand
203 .macro RXB rxb v1 v2=0 v3=0 v4=0
211 .if \v3 & 0x10
224 * @v3: Third vector register designated operand (for RXB)
227 .macro MRXB m v1 v2=0 v3=0 v4=0
229 RXB rxb, \v1, \v2, \v3, \v4
239 * @v3: Third vector register designated operand (for RXB)
242 .macro MRXBOPC m opc v1 v2=0 v3=0 v4=0
243 MRXB \m, \v1, \v2, \v3, \v4
[all …]
/kernel/linux/linux-5.10/lib/
Dsiphash.c21 #define SIPROUND SIPHASH_PERMUTATION(v0, v1, v2, v3)
27 u64 v3 = SIPHASH_CONST_3; \
29 v3 ^= key->key[1]; \
35 v3 ^= b; \
44 return (v0 ^ v1) ^ (v2 ^ v3);
55 v3 ^= m; in __siphash_aligned()
88 v3 ^= m; in __siphash_unaligned()
120 v3 ^= first; in siphash_1u64()
137 v3 ^= first; in siphash_2u64()
141 v3 ^= second; in siphash_2u64()
[all …]
/kernel/linux/linux-6.6/lib/
Dsiphash.c20 #define SIPROUND SIPHASH_PERMUTATION(v0, v1, v2, v3)
26 u64 v3 = SIPHASH_CONST_3; \
28 v3 ^= key->key[1]; \
34 v3 ^= b; \
43 return (v0 ^ v1) ^ (v2 ^ v3);
54 v3 ^= m; in __siphash_aligned()
87 v3 ^= m; in __siphash_unaligned()
119 v3 ^= first; in siphash_1u64()
136 v3 ^= first; in siphash_2u64()
140 v3 ^= second; in siphash_2u64()
[all …]
/kernel/linux/linux-5.10/arch/s390/include/asm/
Dvx-insn.h100 .ifc \vxr,%v3
197 * @v3: Third vector register designated operand
200 .macro RXB rxb v1 v2=0 v3=0 v4=0
208 .if \v3 & 0x10
221 * @v3: Third vector register designated operand (for RXB)
224 .macro MRXB m v1 v2=0 v3=0 v4=0
226 RXB rxb, \v1, \v2, \v3, \v4
236 * @v3: Third vector register designated operand (for RXB)
239 .macro MRXBOPC m opc v1 v2=0 v3=0 v4=0
240 MRXB \m, \v1, \v2, \v3, \v4
[all …]
/kernel/linux/linux-6.6/arch/arm64/lib/
Dxor-neon.c19 register uint64x2_t v0, v1, v2, v3; in xor_arm64_neon_2() local
27 v3 = veorq_u64(vld1q_u64(dp1 + 6), vld1q_u64(dp2 + 6)); in xor_arm64_neon_2()
33 vst1q_u64(dp1 + 6, v3); in xor_arm64_neon_2()
48 register uint64x2_t v0, v1, v2, v3; in xor_arm64_neon_3() local
56 v3 = veorq_u64(vld1q_u64(dp1 + 6), vld1q_u64(dp2 + 6)); in xor_arm64_neon_3()
62 v3 = veorq_u64(v3, vld1q_u64(dp3 + 6)); in xor_arm64_neon_3()
68 vst1q_u64(dp1 + 6, v3); in xor_arm64_neon_3()
86 register uint64x2_t v0, v1, v2, v3; in xor_arm64_neon_4() local
94 v3 = veorq_u64(vld1q_u64(dp1 + 6), vld1q_u64(dp2 + 6)); in xor_arm64_neon_4()
100 v3 = veorq_u64(v3, vld1q_u64(dp3 + 6)); in xor_arm64_neon_4()
[all …]
/kernel/linux/linux-6.6/arch/arm64/crypto/
Dsm4-ce-core.S64 sm4ekey v3.4s, v2.4s, v27.4s;
65 sm4ekey v4.4s, v3.4s, v28.4s;
73 st1 {v0.16b-v3.16b}, [x1], #64;
80 tbl v20.16b, {v3.16b}, v24.16b
121 ld1 {v0.16b-v3.16b}, [x2], #64;
124 SM4_CRYPT_BLK8(v0, v1, v2, v3, v4, v5, v6, v7);
126 st1 {v0.16b-v3.16b}, [x1], #64;
139 ld1 {v0.16b-v3.16b}, [x2], #64;
140 SM4_CRYPT_BLK4(v0, v1, v2, v3);
141 st1 {v0.16b-v3.16b}, [x1], #64;
[all …]
Daes-modes.S26 encrypt_block4x v0, v1, v2, v3, w3, x2, x8, w7
31 decrypt_block4x v0, v1, v2, v3, w3, x2, x8, w7
37 encrypt_block5x v0, v1, v2, v3, v4, w3, x2, x8, w7
42 decrypt_block5x v0, v1, v2, v3, v4, w3, x2, x8, w7
62 ld1 {v0.16b-v3.16b}, [x1], #64 /* get 4 pt blocks */
66 st1 {v0.16b-v3.16b}, [x0], #64
92 ld1 {v0.16b-v3.16b}, [x1], #64 /* get 4 ct blocks */
96 st1 {v0.16b-v3.16b}, [x0], #64
143 ld1 {v0.16b-v3.16b}, [x1], #64 /* get 4 pt blocks */
150 eor v3.16b, v3.16b, v2.16b
[all …]
Dsm3-ce-core.S89 0: ld1 {v0.16b-v3.16b}, [x1], #64
98 CPU_LE( rev32 v3.16b, v3.16b )
102 qround a, v0, v1, v2, v3, v4
103 qround a, v1, v2, v3, v4, v0
104 qround a, v2, v3, v4, v0, v1
105 qround a, v3, v4, v0, v1, v2
109 qround b, v4, v0, v1, v2, v3
110 qround b, v0, v1, v2, v3, v4
111 qround b, v1, v2, v3, v4, v0
112 qround b, v2, v3, v4, v0, v1
[all …]
/kernel/linux/linux-5.10/arch/arm64/lib/
Dxor-neon.c19 register uint64x2_t v0, v1, v2, v3; in xor_arm64_neon_2() local
27 v3 = veorq_u64(vld1q_u64(dp1 + 6), vld1q_u64(dp2 + 6)); in xor_arm64_neon_2()
33 vst1q_u64(dp1 + 6, v3); in xor_arm64_neon_2()
47 register uint64x2_t v0, v1, v2, v3; in xor_arm64_neon_3() local
55 v3 = veorq_u64(vld1q_u64(dp1 + 6), vld1q_u64(dp2 + 6)); in xor_arm64_neon_3()
61 v3 = veorq_u64(v3, vld1q_u64(dp3 + 6)); in xor_arm64_neon_3()
67 vst1q_u64(dp1 + 6, v3); in xor_arm64_neon_3()
83 register uint64x2_t v0, v1, v2, v3; in xor_arm64_neon_4() local
91 v3 = veorq_u64(vld1q_u64(dp1 + 6), vld1q_u64(dp2 + 6)); in xor_arm64_neon_4()
97 v3 = veorq_u64(v3, vld1q_u64(dp3 + 6)); in xor_arm64_neon_4()
[all …]
/kernel/linux/linux-5.10/arch/loongarch/lib/
Dxor_template.c36 unsigned long *v3)
44 LD_AND_XOR_LINE(v3)
46 : : [v1] "r"(v1), [v2] "r"(v2), [v3] "r"(v3) : "memory"
51 v3 += LINE_WIDTH / sizeof(unsigned long);
57 unsigned long *v3, unsigned long *v4)
65 LD_AND_XOR_LINE(v3)
68 : : [v1] "r"(v1), [v2] "r"(v2), [v3] "r"(v3), [v4] "r"(v4)
74 v3 += LINE_WIDTH / sizeof(unsigned long);
81 unsigned long *v3, unsigned long *v4,
90 LD_AND_XOR_LINE(v3)
[all …]
/kernel/linux/linux-6.6/arch/loongarch/lib/
Dxor_template.c38 const unsigned long * __restrict v3)
46 LD_AND_XOR_LINE(v3)
48 : : [v1] "r"(v1), [v2] "r"(v2), [v3] "r"(v3) : "memory"
53 v3 += LINE_WIDTH / sizeof(unsigned long);
60 const unsigned long * __restrict v3,
69 LD_AND_XOR_LINE(v3)
72 : : [v1] "r"(v1), [v2] "r"(v2), [v3] "r"(v3), [v4] "r"(v4)
78 v3 += LINE_WIDTH / sizeof(unsigned long);
86 const unsigned long * __restrict v3,
96 LD_AND_XOR_LINE(v3)
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/inc/
Dreg_helper.h72 #define REG_SET_3(reg, init_value, f1, v1, f2, v2, f3, v3) \ argument
76 FN(reg, f3), v3)
78 #define REG_SET_4(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4) \ argument
82 FN(reg, f3), v3,\
85 #define REG_SET_5(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4, \ argument
90 FN(reg, f3), v3,\
94 #define REG_SET_6(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4, \ argument
99 FN(reg, f3), v3,\
104 #define REG_SET_7(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4, \ argument
109 FN(reg, f3), v3,\
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/inc/
Dreg_helper.h72 #define REG_SET_3(reg, init_value, f1, v1, f2, v2, f3, v3) \ argument
76 FN(reg, f3), v3)
78 #define REG_SET_4(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4) \ argument
82 FN(reg, f3), v3,\
85 #define REG_SET_5(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4, \ argument
90 FN(reg, f3), v3,\
94 #define REG_SET_6(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4, \ argument
99 FN(reg, f3), v3,\
104 #define REG_SET_7(reg, init_value, f1, v1, f2, v2, f3, v3, f4, v4, \ argument
109 FN(reg, f3), v3,\
[all …]
/kernel/linux/linux-5.10/arch/arm64/crypto/
Daes-modes.S26 encrypt_block4x v0, v1, v2, v3, w3, x2, x8, w7
31 decrypt_block4x v0, v1, v2, v3, w3, x2, x8, w7
37 encrypt_block5x v0, v1, v2, v3, v4, w3, x2, x8, w7
42 decrypt_block5x v0, v1, v2, v3, v4, w3, x2, x8, w7
63 ld1 {v0.16b-v3.16b}, [x1], #64 /* get 4 pt blocks */
67 st1 {v0.16b-v3.16b}, [x0], #64
94 ld1 {v0.16b-v3.16b}, [x1], #64 /* get 4 ct blocks */
98 st1 {v0.16b-v3.16b}, [x0], #64
145 ld1 {v0.16b-v3.16b}, [x1], #64 /* get 4 pt blocks */
152 eor v3.16b, v3.16b, v2.16b
[all …]
Dsm3-ce-core.S88 0: ld1 {v0.16b-v3.16b}, [x1], #64
97 CPU_LE( rev32 v3.16b, v3.16b )
101 qround a, v0, v1, v2, v3, v4
102 qround a, v1, v2, v3, v4, v0
103 qround a, v2, v3, v4, v0, v1
104 qround a, v3, v4, v0, v1, v2
108 qround b, v4, v0, v1, v2, v3
109 qround b, v0, v1, v2, v3, v4
110 qround b, v1, v2, v3, v4, v0
111 qround b, v2, v3, v4, v0, v1
[all …]
/kernel/linux/linux-6.6/arch/powerpc/lib/
Dxor_vmx.c78 DEFINE(v3); in __xor_altivec_3()
84 LOAD(v3); in __xor_altivec_3()
86 XOR(v1, v3); in __xor_altivec_3()
91 v3 += 4; in __xor_altivec_3()
103 DEFINE(v3); in __xor_altivec_4()
110 LOAD(v3); in __xor_altivec_4()
113 XOR(v3, v4); in __xor_altivec_4()
114 XOR(v1, v3); in __xor_altivec_4()
119 v3 += 4; in __xor_altivec_4()
133 DEFINE(v3); in __xor_altivec_5()
[all …]
/kernel/linux/linux-5.10/arch/powerpc/lib/
Dxor_vmx.c75 DEFINE(v3); in __xor_altivec_3()
81 LOAD(v3); in __xor_altivec_3()
83 XOR(v1, v3); in __xor_altivec_3()
88 v3 += 4; in __xor_altivec_3()
98 DEFINE(v3); in __xor_altivec_4()
105 LOAD(v3); in __xor_altivec_4()
108 XOR(v3, v4); in __xor_altivec_4()
109 XOR(v1, v3); in __xor_altivec_4()
114 v3 += 4; in __xor_altivec_4()
125 DEFINE(v3); in __xor_altivec_5()
[all …]
/kernel/linux/linux-5.10/drivers/char/mwave/
Dmwavedd.h89 #define PRINTK_4(f,s,v1,v2,v3) \ argument
91 printk(s,v1,v2,v3); \
94 #define PRINTK_5(f,s,v1,v2,v3,v4) \ argument
96 printk(s,v1,v2,v3,v4); \
99 #define PRINTK_6(f,s,v1,v2,v3,v4,v5) \ argument
101 printk(s,v1,v2,v3,v4,v5); \
104 #define PRINTK_7(f,s,v1,v2,v3,v4,v5,v6) \ argument
106 printk(s,v1,v2,v3,v4,v5,v6); \
109 #define PRINTK_8(f,s,v1,v2,v3,v4,v5,v6,v7) \ argument
111 printk(s,v1,v2,v3,v4,v5,v6,v7); \
[all …]
/kernel/linux/linux-6.6/drivers/char/mwave/
Dmwavedd.h89 #define PRINTK_4(f,s,v1,v2,v3) \ argument
91 printk(s,v1,v2,v3); \
94 #define PRINTK_5(f,s,v1,v2,v3,v4) \ argument
96 printk(s,v1,v2,v3,v4); \
99 #define PRINTK_6(f,s,v1,v2,v3,v4,v5) \ argument
101 printk(s,v1,v2,v3,v4,v5); \
104 #define PRINTK_7(f,s,v1,v2,v3,v4,v5,v6) \ argument
106 printk(s,v1,v2,v3,v4,v5,v6); \
109 #define PRINTK_8(f,s,v1,v2,v3,v4,v5,v6,v7) \ argument
111 printk(s,v1,v2,v3,v4,v5,v6,v7); \
[all …]

12345678910>>...86