Searched full:another (Results 1 – 25 of 6650) sorted by relevance
12345678910>>...266
15 …"BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another cor…25 …"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's memory on the …35 …": "A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 o…60 …": "A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 o…75 … Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on t…80 …The processor's Instruction cache was reloaded with Shared (S) data from another core's L2 on the …95 …n": "The processor's data cache was reloaded with Modified (M) data from another core's L2 on the …100 …"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on the same…135 …"BriefDescription": "Duration in cycles to reload with Modified (M) data from another chip's L2 or…150 … Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a…[all …]
30 … processor's data cache was reloaded either shared or modified data from another core's L2/L3 on t…35 …"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on a differ…80 … "A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L2 on the …90 …"BriefDescription": "The processor's data cache was reloaded from another chip's L4 on a different…95 … "A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L2 on the …100 …eing held at dispatch because it lost arbitration onto the issue pipe to another instruction (from…145 … from beyond the local L3. The source could be local/remote/distant memory or another core's cache"160 … Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a…190 …n": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 o…235 …n": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 o…[all …]
10 … the core's L3 data cache. The source could be local/remote/distant memory or another core's cache"20 …": "A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L3 on the …25 …"BriefDescription": "The processor's data cache was reloaded from another chip's memory on the sam…70 …": "A Page Table Entry was loaded into the TLB with Shared (S) data from another core's ECO L3 on …95 … "A Page Table Entry was loaded into the TLB with Modified (M) data from another core's ECO L3 on …100 …": "A Page Table Entry was loaded into the TLB with Shared (S) data from another core's ECO L3 on …120 …"BriefDescription": "The processor's Instruction cache was reloaded from another chip's memory on …180 …"BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another cor…185 …n": "The processor's data cache was reloaded with Modified (M) data from another core's L3 on the …190 …"BriefDescription": "The processor's data cache was reloaded from another chip's L4 on the same No…[all …]
35 …n": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 o…41 …"BriefDescription": "Duration in cycles to reload with Modified (M) data from another chip's L2 or…47 …"BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another chi…53 …"BriefDescription": "Duration in cycles to reload with Shared (S) data from another chip's L2 or L…59 …"BriefDescription": "The processor's data cache was reloaded from another chip's L4 on a different…65 …"BriefDescription": "Duration in cycles to reload from another chip's L4 on a different Node or Gr…71 …"BriefDescription": "The processor's data cache was reloaded from another chip's memory on the sam…77 …"BriefDescription": "Duration in cycles to reload from another chip's memory on the same Node or G…251 … processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a…257 …"BriefDescription": "Duration in cycles to reload either shared or modified data from another core…[all …]
89 …e processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 o…90 …e processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 o…95 …The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 o…96 …The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 o…101 …"BriefDescription": "The processor's Instruction cache was reloaded from another chip's L4 on a di…102 …"PublicDescription": "The processor's Instruction cache was reloaded from another chip's L4 on a d…107 …"BriefDescription": "The processor's Instruction cache was reloaded from another chip's memory on …108 …"PublicDescription": "The processor's Instruction cache was reloaded from another chip's memory on…203 …sor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on a…204 …sor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on a…[all …]
371 …n": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 o…372 …n": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 o…377 …"BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another chi…378 …"PublicDescription": "The processor's data cache was reloaded with Shared (S) data from another ch…383 …"BriefDescription": "The processor's data cache was reloaded from another chip's L4 on a different…384 …"PublicDescription": "The processor's data cache was reloaded from another chip's L4 on a differen…389 …"BriefDescription": "The processor's data cache was reloaded from another chip's memory on the sam…390 …"PublicDescription": "The processor's data cache was reloaded from another chip's memory on the sa…401 …n": "The processor's data cache was reloaded with Modified (M) data from another core's L2 on the …402 …n": "The processor's data cache was reloaded with Modified (M) data from another core's L2 on the …[all …]
5 …n": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 o…6 …n": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 o…11 …"BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another chi…12 …"PublicDescription": "The processor's data cache was reloaded with Shared (S) data from another ch…17 …"BriefDescription": "The processor's data cache was reloaded from another chip's L4 on a different…18 …"PublicDescription": "The processor's data cache was reloaded from another chip's L4 on a differen…107 … processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a…108 … processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a…113 … processor's data cache was reloaded either shared or modified data from another core's L2/L3 on t…114 … processor's data cache was reloaded either shared or modified data from another core's L2/L3 on t…[all …]
21 …e blocked because the DEA/AES/SHA coprocessor is busy performing a function issued by another CPU."28 …y the CPU because the DEA/AES/SHA coprocessor is busy performing a function issued by another CPU."49 …U and are blocked because the SHA coprocessor is busy performing a function issued by another CPU."56 …issued by the CPU because the SHA coprocessor is busy performing a function issued by another CPU."77 …d are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU."84 …ed by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU."105 …d are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU."112 …ed by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU."133 …U and are blocked because the ECC coprocessor is busy performing a function issued by another CPU."140 …issued by the CPU because the ECC coprocessor is busy performing a function issued by another CPU."
21 …nd are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU"28 …ued by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU"49 …PU and are blocked because the SHA coprocessor is busy performing a function issued by another CPU"56 … issued by the CPU because the SHA coprocessor is busy performing a function issued by another CPU"77 …nd are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU"84 …ued by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU"105 …nd are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU"112 …ued by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU"
21 …e blocked because the DEA/AES/SHA coprocessor is busy performing a function issued by another CPU."28 …y the CPU because the DEA/AES/SHA coprocessor is busy performing a function issued by another CPU."49 …U and are blocked because the SHA coprocessor is busy performing a function issued by another CPU."56 …issued by the CPU because the SHA coprocessor is busy performing a function issued by another CPU."77 …d are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU."84 …ed by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU."105 …d are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU."112 …ed by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU."