| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/ |
| D | intel_csr.c | 35 * Display Context Save and Restore (CSR) firmware support added from gen9 37 * engine to save and restore the state of display engine when it enter into 38 * low-power state and comes back to normal. 141 /* Sub-stepping (0, 1, ..., *). * is a wildcard */ 196 /* FW filename */ 210 /* FW filename */ 293 * intel_csr_load_program() - write the firmware from memory to register. 302 u32 *payload = dev_priv->csr.dmc_payload; in intel_csr_load_program() 306 drm_err(&dev_priv->drm, in intel_csr_load_program() 311 if (!dev_priv->csr.dmc_payload) { in intel_csr_load_program() [all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/interrupt-controller/ |
| D | arm,gic-v3.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/interrupt-controller/arm,gic-v3.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Marc Zyngier <maz@kernel.org> 15 Software Generated Interrupts (SGI), and Locality-specific Peripheral 19 - $ref: /schemas/interrupt-controller.yaml# 24 - items: 25 - enum: 26 - qcom,msm8996-gic-v3 [all …]
|
| /kernel/linux/linux-6.6/arch/mips/cavium-octeon/ |
| D | setup.c | 6 * Copyright (C) 2004-2007 Cavium Networks 8 * written by Ralf Baechle <ralf@linux-mips.org> 35 #include <asm/smp-ops.h> 40 #include <asm/fw/fw.h> 46 #include <asm/octeon/pci-octeon.h> 47 #include <asm/octeon/cvmx-rst-defs.h> 50 * TRUE for devices having registers with little-endian byte 51 * order, FALSE for registers with native-endian byte order. 52 * PCI mandates little-endian, USB and SATA are configuraable, 53 * but we chose little-endian for these. [all …]
|
| /kernel/linux/linux-5.10/arch/mips/cavium-octeon/ |
| D | setup.c | 6 * Copyright (C) 2004-2007 Cavium Networks 8 * written by Ralf Baechle <ralf@linux-mips.org> 35 #include <asm/smp-ops.h> 40 #include <asm/fw/fw.h> 46 #include <asm/octeon/pci-octeon.h> 47 #include <asm/octeon/cvmx-rst-defs.h> 50 * TRUE for devices having registers with little-endian byte 51 * order, FALSE for registers with native-endian byte order. 52 * PCI mandates little-endian, USB and SATA are configuraable, 53 * but we chose little-endian for these. [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/ |
| D | intel_dmc.c | 37 * engine to save and restore the state of display engine when it enter into 38 * low-power state and comes back to normal. 71 return i915->display.dmc.dmc; in i915_to_dmc() 146 #define PIPE_TO_DMC_ID(pipe) (DMC_FW_PIPEA + ((pipe) - PIPE_A)) 201 /* Sub-stepping (0, 1, ..., *). * is a wildcard */ 256 /* FW filename */ 270 /* FW filename */ 300 return dmc && dmc->dmc_info[dmc_id].payload; in has_dmc_id_fw() 312 const char *step_name = intel_step_name(RUNTIME_INFO(i915)->step.display_step); in intel_get_stepping_info() 314 si->stepping = step_name[0]; in intel_get_stepping_info() [all …]
|
| /kernel/linux/linux-5.10/arch/powerpc/oprofile/ |
| D | op_model_cell.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 22 #include <asm/cell-pmu.h> 32 #include <asm/cell-regs.h> 66 * 2^32 - 1 - N. 68 #define NUM_INTERVAL_CYC 0xFFFFFFFF - 10 73 * at the beginning of cell_reg_setup; otherwise, it's read-only. 87 * ibm,cbe-perftools rtas parameters 157 * 0 - even virtual cpus 0, 2, 4,... 158 * 1 - odd virtual cpus 1, 3, 5, ... 161 * of places. It works for now. -arnd [all …]
|
| /kernel/linux/linux-5.10/drivers/net/ethernet/intel/ |
| D | e100.c | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Copyright(c) 1999 - 2006 Intel Corporation. */ 26 * LAN-On-Motherboard (LOM), CardBus, MiniPCI, and ICHx 27 * configurations. 8255x supports a 32-bit linear addressing 32 * Memory-mapped mode is used exclusively to access the device's 33 * shared-memory structure, the Control/Status Registers (CSR). All 39 * 8255x is highly MII-compliant and all access to the PHY go 41 * driver leverages the mii.c library shared with other MII-compliant 44 * Big- and Little-Endian byte order as well as 32- and 64-bit 45 * archs are supported. Weak-ordered memory and non-cache-coherent [all …]
|
| /kernel/linux/linux-6.6/drivers/net/ethernet/intel/ |
| D | e100.c | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Copyright(c) 1999 - 2006 Intel Corporation. */ 26 * LAN-On-Motherboard (LOM), CardBus, MiniPCI, and ICHx 27 * configurations. 8255x supports a 32-bit linear addressing 32 * Memory-mapped mode is used exclusively to access the device's 33 * shared-memory structure, the Control/Status Registers (CSR). All 39 * 8255x is highly MII-compliant and all access to the PHY go 41 * driver leverages the mii.c library shared with other MII-compliant 44 * Big- and Little-Endian byte order as well as 32- and 64-bit 45 * archs are supported. Weak-ordered memory and non-cache-coherent [all …]
|
| /kernel/linux/linux-6.6/arch/arm64/boot/dts/mediatek/ |
| D | mt8183-kukui.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 21 stdout-path = "serial0:115200n8"; 25 compatible = "pwm-backlight"; 27 power-supply = <&bl_pp5000>; 28 enable-gpios = <&pio 176 0>; 29 brightness-levels = <0 1023>; 30 num-interpolated-steps = <1023>; 31 default-brightness-level = <576>; [all …]
|
| D | mt8195-cherry.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/spmi/spmi.h> 25 backlight_lcd0: backlight-lcd0 { 26 compatible = "pwm-backlight"; 27 brightness-levels = <0 1023>; 28 default-brightness-level = <576>; 29 enable-gpios = <&pio 82 GPIO_ACTIVE_HIGH>; 30 num-interpolated-steps = <1023>; 32 power-supply = <&ppvar_sys>; [all …]
|
| D | mt8192-asurada.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/spmi/spmi.h> 25 stdout-path = "serial0:115200n8"; 33 backlight_lcd0: backlight-lcd0 { 34 compatible = "pwm-backlight"; 36 power-supply = <&ppvar_sys>; 37 enable-gpios = <&pio 152 0>; 38 brightness-levels = <0 1023>; [all …]
|
| /kernel/linux/linux-5.10/drivers/scsi/ |
| D | qla1280.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 7 * Copyright (C) 2001-2004 Jes Sorensen, Wild Open Source Inc. 8 * Copyright (C) 2003-2004 Christoph Hellwig 15 - Retain firmware image for error recovery. 17 - General code cleanup. 18 - Improve error recovery. 20 - Ditch all < 2.6 support 22 - use pci_map_single to map non-S/G requests 23 - remove qla1280_proc_info 25 - add support for ISP1020/1040 [all …]
|
| /kernel/linux/linux-6.6/drivers/scsi/ |
| D | qla1280.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 7 * Copyright (C) 2001-2004 Jes Sorensen, Wild Open Source Inc. 8 * Copyright (C) 2003-2004 Christoph Hellwig 15 - Retain firmware image for error recovery. 17 - General code cleanup. 18 - Improve error recovery. 20 - Ditch all < 2.6 support 22 - use pci_map_single to map non-S/G requests 23 - remove qla1280_proc_info 25 - add support for ISP1020/1040 [all …]
|
| /kernel/linux/linux-5.10/drivers/ata/ |
| D | pata_macio.c | 1 // SPDX-License-Identifier: GPL-2.0-only 54 controller_kl_ata3, /* KeyLargo ATA-3 */ 55 controller_kl_ata4, /* KeyLargo ATA-4 */ 56 controller_un_ata6, /* UniNorth2 ATA-6 */ 57 controller_k2_ata6, /* K2 ATA-6 */ 58 controller_sh_ata6, /* Shasta ATA-6 */ 64 "KeyLargo ATA-3", /* KeyLargo ATA-3 (MDMA only) */ 65 "KeyLargo ATA-4", /* KeyLargo ATA-4 (UDMA/66) */ 66 "UniNorth ATA-6", /* UniNorth2 ATA-6 (UDMA/100) */ 67 "K2 ATA-6", /* K2 ATA-6 (UDMA/100) */ [all …]
|
| /kernel/linux/linux-6.6/drivers/ata/ |
| D | pata_macio.c | 1 // SPDX-License-Identifier: GPL-2.0-only 55 controller_kl_ata3, /* KeyLargo ATA-3 */ 56 controller_kl_ata4, /* KeyLargo ATA-4 */ 57 controller_un_ata6, /* UniNorth2 ATA-6 */ 58 controller_k2_ata6, /* K2 ATA-6 */ 59 controller_sh_ata6, /* Shasta ATA-6 */ 65 "KeyLargo ATA-3", /* KeyLargo ATA-3 (MDMA only) */ 66 "KeyLargo ATA-4", /* KeyLargo ATA-4 (UDMA/66) */ 67 "UniNorth ATA-6", /* UniNorth2 ATA-6 (UDMA/100) */ 68 "K2 ATA-6", /* K2 ATA-6 (UDMA/100) */ [all …]
|
| /kernel/linux/linux-5.10/drivers/irqchip/ |
| D | irq-gic-v3.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2013-2017 ARM Limited, All Rights Reserved. 23 #include <linux/irqchip/arm-gic-common.h> 24 #include <linux/irqchip/arm-gic-v3.h> 25 #include <linux/irqchip/irq-partition-percpu.h> 32 #include "irq-gic-common.h" 71 * SCR_EL3.FIQ, and the behaviour of non-secure priority registers of the 75 * When security is enabled, non-secure priority values from the (re)distributor 79 * If SCR_EL3.FIQ == 1, the values writen to/read from PMR and RPR at non-secure 85 * - section 4.8.1 Non-secure accesses to register fields for Secure interrupt [all …]
|
| /kernel/linux/linux-6.6/drivers/net/wireless/intel/iwlwifi/queue/ |
| D | tx.c | 1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause 3 * Copyright (C) 2020-2023 Intel Corporation 8 #include "iwl-debug.h" 9 #include "iwl-io.h" 10 #include "fw/api/commands.h" 11 #include "fw/api/tx.h" 12 #include "fw/api/datapath.h" 13 #include "fw/api/debug.h" 15 #include "iwl-fh.h" 16 #include "iwl-scd.h" [all …]
|
| /kernel/linux/linux-5.10/drivers/net/wireless/ti/wlcore/ |
| D | main.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2008-2010 Nokia Corporation 6 * Copyright (C) 2011-2013 Texas Instruments Inc. 36 static int fwlog_mem_blocks = -1; 37 static int bug_on_recovery = -1; 38 static int no_recovery = -1; 50 if (WARN_ON(wlvif->bss_type != BSS_TYPE_STA_BSS)) in wl12xx_set_authorized() 51 return -EINVAL; in wl12xx_set_authorized() 53 if (!test_bit(WLVIF_FLAG_STA_ASSOCIATED, &wlvif->flags)) in wl12xx_set_authorized() 56 if (test_and_set_bit(WLVIF_FLAG_STA_STATE_SENT, &wlvif->flags)) in wl12xx_set_authorized() [all …]
|
| /kernel/linux/linux-6.6/drivers/net/wireless/ti/wlcore/ |
| D | main.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2008-2010 Nokia Corporation 6 * Copyright (C) 2011-2013 Texas Instruments Inc. 36 static int fwlog_mem_blocks = -1; 37 static int bug_on_recovery = -1; 38 static int no_recovery = -1; 50 if (WARN_ON(wlvif->bss_type != BSS_TYPE_STA_BSS)) in wl12xx_set_authorized() 51 return -EINVAL; in wl12xx_set_authorized() 53 if (!test_bit(WLVIF_FLAG_STA_ASSOCIATED, &wlvif->flags)) in wl12xx_set_authorized() 56 if (test_and_set_bit(WLVIF_FLAG_STA_STATE_SENT, &wlvif->flags)) in wl12xx_set_authorized() [all …]
|
| /kernel/linux/linux-5.10/drivers/net/ethernet/smsc/ |
| D | smc91c92_cs.c | 3 A PCMCIA ethernet driver for SMC91c92-based cards. 9 Copyright (C) 1999 David A. Hinds -- dahinds@users.sourceforge.net 14 (becker@scyld.com), Rowan Hughes (x-csrdh@jcu.edu.au), 239 /* BANK 3 -- not the same values as in smc9194! */ 307 dev_dbg(&link->dev, "smc91c92_attach()\n"); in smc91c92_probe() 312 return -ENOMEM; in smc91c92_probe() 314 smc->p_dev = link; in smc91c92_probe() 315 link->priv = dev; in smc91c92_probe() 317 spin_lock_init(&smc->lock); in smc91c92_probe() 319 /* The SMC91c92-specific entries in the device structure. */ in smc91c92_probe() [all …]
|
| /kernel/linux/linux-6.6/drivers/net/ethernet/smsc/ |
| D | smc91c92_cs.c | 3 A PCMCIA ethernet driver for SMC91c92-based cards. 9 Copyright (C) 1999 David A. Hinds -- dahinds@users.sourceforge.net 14 (becker@scyld.com), Rowan Hughes (x-csrdh@jcu.edu.au), 239 /* BANK 3 -- not the same values as in smc9194! */ 307 dev_dbg(&link->dev, "smc91c92_attach()\n"); in smc91c92_probe() 312 return -ENOMEM; in smc91c92_probe() 314 smc->p_dev = link; in smc91c92_probe() 315 link->priv = dev; in smc91c92_probe() 317 spin_lock_init(&smc->lock); in smc91c92_probe() 319 /* The SMC91c92-specific entries in the device structure. */ in smc91c92_probe() [all …]
|
| /kernel/linux/linux-6.6/drivers/irqchip/ |
| D | irq-gic-v3.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2013-2017 ARM Limited, All Rights Reserved. 24 #include <linux/irqchip/arm-gic-common.h> 25 #include <linux/irqchip/arm-gic-v3.h> 26 #include <linux/irqchip/irq-partition-percpu.h> 29 #include <linux/arm-smccc.h> 36 #include "irq-gic-common.h" 83 * SCR_EL3.FIQ, and the behaviour of non-secure priority registers of the 87 * When security is enabled, non-secure priority values from the (re)distributor 91 * If SCR_EL3.FIQ == 1, the values written to/read from PMR and RPR at non-secure [all …]
|
| /kernel/linux/linux-5.10/drivers/usb/serial/ |
| D | io_edgeport.c | 1 // SPDX-License-Identifier: GPL-2.0+ 6 * Copyright (C) 2001-2002 Greg Kroah-Hartman <greg@kroah.com> 49 #define DRIVER_AUTHOR "Greg Kroah-Hartman <greg@kroah.com> and David Iacovelli" 165 struct TxFifo txfifo; /* transmit fifo -- size will be maxTxCredits */ 353 struct device *dev = &edge_serial->serial->dev->dev; in update_edgeport_E2PROM() 361 const struct firmware *fw; in update_edgeport_E2PROM() local 365 switch (edge_serial->product_info.iDownloadFile) { in update_edgeport_E2PROM() 367 fw_name = "edgeport/boot.fw"; in update_edgeport_E2PROM() 370 fw_name = "edgeport/boot2.fw"; in update_edgeport_E2PROM() 376 response = request_ihex_firmware(&fw, fw_name, in update_edgeport_E2PROM() [all …]
|
| /kernel/linux/linux-6.6/drivers/usb/serial/ |
| D | io_edgeport.c | 1 // SPDX-License-Identifier: GPL-2.0+ 6 * Copyright (C) 2001-2002 Greg Kroah-Hartman <greg@kroah.com> 49 #define DRIVER_AUTHOR "Greg Kroah-Hartman <greg@kroah.com> and David Iacovelli" 165 struct TxFifo txfifo; /* transmit fifo -- size will be maxTxCredits */ 310 struct device *dev = &edge_serial->serial->dev->dev; in update_edgeport_E2PROM() 318 const struct firmware *fw; in update_edgeport_E2PROM() local 322 switch (edge_serial->product_info.iDownloadFile) { in update_edgeport_E2PROM() 324 fw_name = "edgeport/boot.fw"; in update_edgeport_E2PROM() 327 fw_name = "edgeport/boot2.fw"; in update_edgeport_E2PROM() 333 response = request_ihex_firmware(&fw, fw_name, in update_edgeport_E2PROM() [all …]
|
| /kernel/linux/linux-5.10/sound/pci/cs46xx/ |
| D | cs46xx_lib.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 4 * Abramo Bagnara <abramo@alsa-project.org> 9 * - Sometimes the SPDIF input DSP tasks get's unsynchronized 13 * - On the Hercules Game Theater XP the amplifier are sometimes turned 17 * - Secondary CODEC on some soundcards 18 * - SPDIF input support for other sample rates then 48khz 19 * - Posibility to mix the SPDIF output with analog sources. 20 * - PCM channels for Center and LFE on secondary codec 86 chip->active_ctrl(chip, 1); in snd_cs46xx_codec_read() 94 * 3. Write ACCTL = Control Register = 460h for initiating the write7---55 in snd_cs46xx_codec_read() [all …]
|