Home
last modified time | relevance | path

Searched full:cause (Results 1 – 25 of 5331) sorted by relevance

12345678910>>...214

/kernel/linux/linux-6.6/arch/mips/kernel/
Dirq-gt641xx.c22 u32 cause; in ack_gt641xx_irq() local
25 cause = GT_READ(GT_INTRCAUSE_OFS); in ack_gt641xx_irq()
26 cause &= ~GT641XX_IRQ_TO_BIT(d->irq); in ack_gt641xx_irq()
27 GT_WRITE(GT_INTRCAUSE_OFS, cause); in ack_gt641xx_irq()
46 u32 cause, mask; in mask_ack_gt641xx_irq() local
53 cause = GT_READ(GT_INTRCAUSE_OFS); in mask_ack_gt641xx_irq()
54 cause &= ~GT641XX_IRQ_TO_BIT(d->irq); in mask_ack_gt641xx_irq()
55 GT_WRITE(GT_INTRCAUSE_OFS, cause); in mask_ack_gt641xx_irq()
81 u32 cause, mask; in gt641xx_irq_dispatch() local
84 cause = GT_READ(GT_INTRCAUSE_OFS); in gt641xx_irq_dispatch()
[all …]
/kernel/linux/linux-5.10/arch/mips/kernel/
Dirq-gt641xx.c22 u32 cause; in ack_gt641xx_irq() local
25 cause = GT_READ(GT_INTRCAUSE_OFS); in ack_gt641xx_irq()
26 cause &= ~GT641XX_IRQ_TO_BIT(d->irq); in ack_gt641xx_irq()
27 GT_WRITE(GT_INTRCAUSE_OFS, cause); in ack_gt641xx_irq()
46 u32 cause, mask; in mask_ack_gt641xx_irq() local
53 cause = GT_READ(GT_INTRCAUSE_OFS); in mask_ack_gt641xx_irq()
54 cause &= ~GT641XX_IRQ_TO_BIT(d->irq); in mask_ack_gt641xx_irq()
55 GT_WRITE(GT_INTRCAUSE_OFS, cause); in mask_ack_gt641xx_irq()
81 u32 cause, mask; in gt641xx_irq_dispatch() local
84 cause = GT_READ(GT_INTRCAUSE_OFS); in gt641xx_irq_dispatch()
[all …]
/kernel/linux/linux-6.6/tools/perf/pmu-events/arch/x86/broadwellx/
Dvirtual-memory.json3 "BriefDescription": "Load misses in all DTLB levels that cause page walks",
7 …"PublicDescription": "This event counts load misses in all DTLB levels that cause page walks of an…
12 …: "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
45 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
54 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
63 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
77 "BriefDescription": "Store misses in all DTLB levels that cause page walks",
81 …"PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of a…
86 …: "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
107 "BriefDescription": "Store misses in all DTLB levels that cause completed page walks.",
[all …]
/kernel/linux/linux-6.6/tools/perf/pmu-events/arch/x86/broadwell/
Dvirtual-memory.json3 "BriefDescription": "Load misses in all DTLB levels that cause page walks",
7 …"PublicDescription": "This event counts load misses in all DTLB levels that cause page walks of an…
12 …: "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
45 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
54 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
63 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
77 "BriefDescription": "Store misses in all DTLB levels that cause page walks",
81 …"PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of a…
86 …: "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
107 "BriefDescription": "Store misses in all DTLB levels that cause completed page walks.",
[all …]
/kernel/linux/linux-6.6/tools/perf/pmu-events/arch/x86/broadwellde/
Dvirtual-memory.json3 "BriefDescription": "Load misses in all DTLB levels that cause page walks",
7 …"PublicDescription": "This event counts load misses in all DTLB levels that cause page walks of an…
12 …: "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
45 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
54 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
63 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
77 "BriefDescription": "Store misses in all DTLB levels that cause page walks",
81 …"PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of a…
86 …: "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
107 "BriefDescription": "Store misses in all DTLB levels that cause completed page walks.",
[all …]
/kernel/linux/linux-5.10/drivers/dma/idxd/
Dirq.c56 static int process_misc_interrupts(struct idxd_device *idxd, u32 cause) in process_misc_interrupts() argument
64 if (cause & IDXD_INTC_ERR) { in process_misc_interrupts()
99 if (cause & IDXD_INTC_CMD) { in process_misc_interrupts()
104 if (cause & IDXD_INTC_OCCUPY) { in process_misc_interrupts()
109 if (cause & IDXD_INTC_PERFMON_OVFL) { in process_misc_interrupts()
117 val ^= cause; in process_misc_interrupts()
119 dev_warn_once(dev, "Unexpected interrupt cause bits set: %#x\n", in process_misc_interrupts()
156 u32 cause; in idxd_misc_thread() local
158 cause = ioread32(idxd->reg_base + IDXD_INTCAUSE_OFFSET); in idxd_misc_thread()
159 if (cause) in idxd_misc_thread()
[all …]
/kernel/linux/linux-6.6/tools/perf/pmu-events/arch/x86/jaketown/
Dvirtual-memory.json3 "BriefDescription": "Load misses in all DTLB levels that cause page walks.",
10 …: "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
13 …d operations that miss the first DTLB level but hit the second and do not cause any page walks. Th…
18 "BriefDescription": "Load misses at all DTLB levels that cause completed page walks.",
33 "BriefDescription": "Store misses in all DTLB levels that cause page walks.",
40 …: "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
47 "BriefDescription": "Store misses in all DTLB levels that cause completed page walks.",
75 "BriefDescription": "Misses at all ITLB levels that cause page walks.",
82 …": "Operations that miss the first ITLB level but hit the second and do not cause any page walks.",
89 "BriefDescription": "Misses in all ITLB levels that cause completed page walks.",
/kernel/linux/linux-6.6/tools/perf/pmu-events/arch/x86/sandybridge/
Dvirtual-memory.json3 "BriefDescription": "Load misses in all DTLB levels that cause page walks.",
10 …: "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
13 …d operations that miss the first DTLB level but hit the second and do not cause any page walks. Th…
18 "BriefDescription": "Load misses at all DTLB levels that cause completed page walks.",
33 "BriefDescription": "Store misses in all DTLB levels that cause page walks.",
40 …: "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
47 "BriefDescription": "Store misses in all DTLB levels that cause completed page walks.",
75 "BriefDescription": "Misses at all ITLB levels that cause page walks.",
82 …": "Operations that miss the first ITLB level but hit the second and do not cause any page walks.",
89 "BriefDescription": "Misses in all ITLB levels that cause completed page walks.",
/kernel/linux/linux-6.6/arch/riscv/mm/
Dfault.c53 if (kfence_handle_page_fault(addr, regs->cause == EXC_STORE_PAGE_FAULT, regs)) in no_context()
95 /* User mode accesses just cause a SIGSEGV */ in bad_area_nosemaphore()
123 /* User mode accesses just cause a SIGSEGV */ in vmalloc_fault()
194 static inline bool access_error(unsigned long cause, struct vm_area_struct *vma) in access_error() argument
196 switch (cause) { in access_error()
214 panic("%s: unhandled cause %lu", __func__, cause); in access_error()
228 unsigned long addr, cause; in handle_page_fault() local
233 cause = regs->cause; in handle_page_fault()
239 if (kprobe_page_fault(regs, cause)) in handle_page_fault()
266 tsk->thread.bad_cause = cause; in handle_page_fault()
[all …]
/kernel/linux/linux-5.10/arch/mips/kvm/
Dtrap_emul.c47 u32 cause = vcpu->arch.host_cp0_cause; in kvm_trap_emul_no_handler() local
48 u32 exccode = (cause & CAUSEF_EXCCODE) >> CAUSEB_EXCCODE; in kvm_trap_emul_no_handler()
55 if (cause & CAUSEF_BD) in kvm_trap_emul_no_handler()
71 u32 cause = vcpu->arch.host_cp0_cause; in kvm_trap_emul_handle_cop_unusable() local
75 if (((cause & CAUSEF_CE) >> CAUSEB_CE) == 1) { in kvm_trap_emul_handle_cop_unusable()
83 er = kvm_mips_emulate_fpu_exc(cause, opc, vcpu); in kvm_trap_emul_handle_cop_unusable()
90 er = kvm_mips_emulate_inst(cause, opc, vcpu); in kvm_trap_emul_handle_cop_unusable()
118 static int kvm_mips_bad_load(u32 cause, u32 *opc, struct kvm_vcpu *vcpu) in kvm_mips_bad_load() argument
131 if (cause & CAUSEF_BD) in kvm_mips_bad_load()
140 er = kvm_mips_emulate_load(inst, cause, vcpu); in kvm_mips_bad_load()
[all …]
/kernel/linux/linux-5.10/arch/mips/bcm47xx/
Dirq.c36 u32 cause; in plat_irq_dispatch() local
38 cause = read_c0_cause() & read_c0_status() & CAUSEF_IP; in plat_irq_dispatch()
40 clear_c0_status(cause); in plat_irq_dispatch()
42 if (cause & CAUSEF_IP7) in plat_irq_dispatch()
44 if (cause & CAUSEF_IP2) in plat_irq_dispatch()
46 if (cause & CAUSEF_IP3) in plat_irq_dispatch()
48 if (cause & CAUSEF_IP4) in plat_irq_dispatch()
50 if (cause & CAUSEF_IP5) in plat_irq_dispatch()
52 if (cause & CAUSEF_IP6) in plat_irq_dispatch()
/kernel/linux/linux-6.6/arch/mips/bcm47xx/
Dirq.c36 u32 cause; in plat_irq_dispatch() local
38 cause = read_c0_cause() & read_c0_status() & CAUSEF_IP; in plat_irq_dispatch()
40 clear_c0_status(cause); in plat_irq_dispatch()
42 if (cause & CAUSEF_IP7) in plat_irq_dispatch()
44 if (cause & CAUSEF_IP2) in plat_irq_dispatch()
46 if (cause & CAUSEF_IP3) in plat_irq_dispatch()
48 if (cause & CAUSEF_IP4) in plat_irq_dispatch()
50 if (cause & CAUSEF_IP5) in plat_irq_dispatch()
52 if (cause & CAUSEF_IP6) in plat_irq_dispatch()
/kernel/linux/linux-6.6/tools/perf/pmu-events/arch/x86/ivybridge/
Dvirtual-memory.json13 …"PublicDescription": "Misses in all TLB levels that cause a page walk of any page size from demand…
18 …": "Load operations that miss the first DTLB level but hit the second and do not cause page walks",
42 "BriefDescription": "Store misses in all DTLB levels that cause page walks",
50 …": "Store operations that miss the first TLB level but hit the second and do not cause page walks",
53 …: "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
58 "BriefDescription": "Store misses in all DTLB levels that cause completed page walks",
97 "BriefDescription": "Misses at all ITLB levels that cause page walks",
100 "PublicDescription": "Misses in all ITLB levels that cause page walks.",
105 …n": "Operations that miss the first ITLB level but hit the second and do not cause any page walks",
113 "BriefDescription": "Misses in all ITLB levels that cause completed page walks",
[all …]
/kernel/linux/linux-6.6/tools/perf/pmu-events/arch/x86/ivytown/
Dvirtual-memory.json27 …"PublicDescription": "Misses in all TLB levels that cause a page walk of any page size from demand…
32 …": "Load operations that miss the first DTLB level but hit the second and do not cause page walks",
56 "BriefDescription": "Store misses in all DTLB levels that cause page walks",
64 …": "Store operations that miss the first TLB level but hit the second and do not cause page walks",
67 …: "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
72 "BriefDescription": "Store misses in all DTLB levels that cause completed page walks",
111 "BriefDescription": "Misses at all ITLB levels that cause page walks",
114 "PublicDescription": "Misses in all ITLB levels that cause page walks.",
119 …n": "Operations that miss the first ITLB level but hit the second and do not cause any page walks",
127 "BriefDescription": "Misses in all ITLB levels that cause completed page walks",
[all …]
/kernel/linux/linux-5.10/tools/perf/pmu-events/arch/x86/broadwellde/
Dvirtual-memory.json5 "BriefDescription": "Load misses in all DTLB levels that cause page walks",
9 …"PublicDescription": "This event counts load misses in all DTLB levels that cause page walks of an…
20 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
31 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
42 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
88 …: "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
97 "BriefDescription": "Store misses in all DTLB levels that cause page walks",
101 …"PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of a…
112 …"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed pag…
119 … "BriefDescription": "Store misses in all DTLB levels that cause completed page walks (2M/4M)",
[all …]
/kernel/linux/linux-5.10/tools/perf/pmu-events/arch/x86/broadwell/
Dvirtual-memory.json3 …"PublicDescription": "This event counts load misses in all DTLB levels that cause page walks of an…
10 "BriefDescription": "Load misses in all DTLB levels that cause page walks",
14 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
25 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
36 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
91 …: "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
95 …"PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of a…
102 "BriefDescription": "Store misses in all DTLB levels that cause page walks",
106 …"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed pag…
117 …"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed pag…
[all …]
/kernel/linux/linux-5.10/tools/perf/pmu-events/arch/x86/broadwellx/
Dvirtual-memory.json5 "BriefDescription": "Load misses in all DTLB levels that cause page walks",
9 …"PublicDescription": "This event counts load misses in all DTLB levels that cause page walks of an…
20 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
31 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
42 …"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page…
88 …: "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
97 "BriefDescription": "Store misses in all DTLB levels that cause page walks",
101 …"PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of a…
112 …"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed pag…
119 … "BriefDescription": "Store misses in all DTLB levels that cause completed page walks (2M/4M)",
[all …]
/kernel/linux/linux-6.6/security/integrity/ima/
Dima_appraise.c281 enum integrity_status *status, const char **cause) in xattr_verify() argument
297 *cause = "verity-signature-required"; in xattr_verify()
299 *cause = "IMA-signature-required"; in xattr_verify()
319 *cause = "invalid-hash"; in xattr_verify()
330 *cause = "verity-signature-required"; in xattr_verify()
337 *cause = "invalid-signature-version"; in xattr_verify()
358 *cause = "invalid-signature"; in xattr_verify()
369 *cause = "IMA-signature-required"; in xattr_verify()
377 *cause = "invalid-signature-version"; in xattr_verify()
385 *cause = "sigv3-hashing-error"; in xattr_verify()
[all …]
/kernel/linux/linux-5.10/tools/perf/pmu-events/arch/x86/jaketown/
Dvirtual-memory.json26 "BriefDescription": "Misses at all ITLB levels that cause page walks.",
35 "BriefDescription": "Misses in all ITLB levels that cause completed page walks.",
54 …": "Operations that miss the first ITLB level but hit the second and do not cause any page walks.",
63 "BriefDescription": "Load misses in all DTLB levels that cause page walks.",
72 "BriefDescription": "Load misses at all DTLB levels that cause completed page walks.",
86 …d operations that miss the first DTLB level but hit the second and do not cause any page walks. Th…
92 …: "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
101 "BriefDescription": "Store misses in all DTLB levels that cause page walks.",
110 "BriefDescription": "Store misses in all DTLB levels that cause completed page walks.",
128 …: "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
/kernel/linux/linux-5.10/tools/perf/pmu-events/arch/x86/sandybridge/
Dvirtual-memory.json8 "BriefDescription": "Load misses in all DTLB levels that cause page walks.",
17 "BriefDescription": "Load misses at all DTLB levels that cause completed page walks.",
31 …d operations that miss the first DTLB level but hit the second and do not cause any page walks. Th…
37 …: "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
46 "BriefDescription": "Store misses in all DTLB levels that cause page walks.",
55 "BriefDescription": "Store misses in all DTLB levels that cause completed page walks.",
73 …: "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
91 "BriefDescription": "Misses at all ITLB levels that cause page walks.",
100 "BriefDescription": "Misses in all ITLB levels that cause completed page walks.",
119 …": "Operations that miss the first ITLB level but hit the second and do not cause any page walks.",
/kernel/linux/linux-5.10/tools/perf/pmu-events/arch/x86/ivybridge/
Dvirtual-memory.json3 …"PublicDescription": "Misses in all TLB levels that cause a page walk of any page size from demand…
48 "BriefDescription": "Store misses in all DTLB levels that cause page walks",
58 "BriefDescription": "Store misses in all DTLB levels that cause completed page walks",
72 …: "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
78 …": "Store operations that miss the first TLB level but hit the second and do not cause page walks",
97 …": "Load operations that miss the first DTLB level but hit the second and do not cause page walks",
101 "PublicDescription": "Misses in all ITLB levels that cause page walks.",
107 "BriefDescription": "Misses at all ITLB levels that cause page walks",
111 "PublicDescription": "Misses in all ITLB levels that cause completed page walks.",
117 "BriefDescription": "Misses in all ITLB levels that cause completed page walks",
[all …]
/kernel/linux/linux-6.6/tools/perf/pmu-events/arch/x86/haswell/
Dvirtual-memory.json3 "BriefDescription": "Load misses in all DTLB levels that cause page walks",
6 "PublicDescription": "Misses in all TLB levels that cause a page walk of any page size.",
19 …": "Load operations that miss the first DTLB level but hit the second and do not cause page walks",
30 …ons from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.",
38 …ons from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.",
82 "BriefDescription": "Store misses in all DTLB levels that cause page walks",
98 …": "Store operations that miss the first TLB level but hit the second and do not cause page walks",
101 …: "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
109 …ons from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.",
117 …ons from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.",
[all …]
/kernel/linux/linux-6.6/tools/perf/pmu-events/arch/x86/haswellx/
Dvirtual-memory.json3 "BriefDescription": "Load misses in all DTLB levels that cause page walks",
6 "PublicDescription": "Misses in all TLB levels that cause a page walk of any page size.",
19 …": "Load operations that miss the first DTLB level but hit the second and do not cause page walks",
30 …ons from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.",
38 …ons from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.",
82 "BriefDescription": "Store misses in all DTLB levels that cause page walks",
98 …": "Store operations that miss the first TLB level but hit the second and do not cause page walks",
101 …: "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
109 …ons from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.",
117 …ons from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.",
[all …]
/kernel/linux/linux-5.10/tools/perf/pmu-events/arch/x86/ivytown/
Dvirtual-memory.json3 …"PublicDescription": "Misses in all TLB levels that cause a page walk of any page size from demand…
66 "BriefDescription": "Store misses in all DTLB levels that cause page walks",
76 "BriefDescription": "Store misses in all DTLB levels that cause completed page walks",
90 …: "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
96 …": "Store operations that miss the first TLB level but hit the second and do not cause page walks",
115 …": "Load operations that miss the first DTLB level but hit the second and do not cause page walks",
119 "PublicDescription": "Misses in all ITLB levels that cause page walks.",
125 "BriefDescription": "Misses at all ITLB levels that cause page walks",
129 "PublicDescription": "Misses in all ITLB levels that cause completed page walks.",
135 "BriefDescription": "Misses in all ITLB levels that cause completed page walks",
[all …]
/kernel/linux/linux-5.10/arch/riscv/mm/
Dfault.c72 /* User mode accesses just cause a SIGSEGV */ in bad_area()
91 /* User mode accesses just cause a SIGSEGV */ in vmalloc_fault()
161 static inline bool access_error(unsigned long cause, struct vm_area_struct *vma) in access_error() argument
163 switch (cause) { in access_error()
181 panic("%s: unhandled cause %lu", __func__, cause); in access_error()
195 unsigned long addr, cause; in do_page_fault() local
200 cause = regs->cause; in do_page_fault()
251 if (cause == EXC_STORE_PAGE_FAULT) in do_page_fault()
253 else if (cause == EXC_INST_PAGE_FAULT) in do_page_fault()
280 if (unlikely(access_error(cause, vma))) { in do_page_fault()

12345678910>>...214