| /kernel/linux/linux-6.6/arch/arm64/boot/dts/ti/ |
| D | k3-j784s4-evm.dts | 1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/
8 /dts-v1/;
10 #include <dt-bindings/net/ti-dp83867.h>
11 #include <dt-bindings/gpio/gpio.h>
12 #include "k3-j784s4.dtsi"
15 compatible = "ti,j784s4-evm", "ti,j784s4";
19 stdout-path = "serial2:115200n8";
39 reserved_memory: reserved-memory {
40 #address-cells = <2>;
[all …]
|
| D | k3-am642-evm.dts | 1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/
6 /dts-v1/;
8 #include <dt-bindings/phy/phy.h>
9 #include <dt-bindings/leds/common.h>
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/net/ti-dp83867.h>
12 #include "k3-am642.dtsi"
14 #include "k3-serdes.h"
17 compatible = "ti,am642-evm", "ti,am642";
[all …]
|
| D | k3-am642-sk.dts | 1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/
6 /dts-v1/;
8 #include <dt-bindings/phy/phy.h>
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/net/ti-dp83867.h>
11 #include <dt-bindings/leds/common.h>
12 #include "k3-am642.dtsi"
14 #include "k3-serdes.h"
17 compatible = "ti,am642-sk", "ti,am642";
[all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/dma/ |
| D | brcm,bcm2835-dma.txt | 1 * BCM2835 DMA controller
3 The BCM2835 DMA controller has 16 channels in total.
11 - compatible: Should be "brcm,bcm2835-dma".
12 - reg: Should contain DMA registers location and length.
13 - interrupts: Should contain the DMA interrupts associated
14 to the DMA channels in ascending order.
15 - interrupt-names: Should contain the names of the interrupt
17 Use "dma-shared-all" for the common interrupt line
18 that is shared by all dma channels.
19 - #dma-cells: Must be <1>, the cell in the dmas property of the
[all …]
|
| /kernel/linux/linux-5.10/Documentation/driver-api/ |
| D | dma-buf.rst | 4 The dma-buf subsystem provides the framework for sharing buffers for
5 hardware (DMA) access across multiple device drivers and subsystems, and
8 This is used, for example, by drm "prime" multi-GPU support, but is of
11 The three main components of this are: (1) dma-buf, representing a
15 shared or exclusive fence(s) associated with the buffer.
17 Shared DMA Buffers
18 ------------------
20 This document serves as a guide to device-driver writers on what is the dma-buf
21 buffer sharing API, how to use it for exporting and using shared buffers.
23 Any device driver which wishes to be a part of DMA buffer sharing, can do so as
[all …]
|
| /kernel/linux/linux-6.6/Documentation/driver-api/ |
| D | dma-buf.rst | 1 Buffer Sharing and Synchronization (dma-buf)
4 The dma-buf subsystem provides the framework for sharing buffers for
5 hardware (DMA) access across multiple device drivers and subsystems, and
8 This is used, for example, by drm "prime" multi-GPU support, but is of
11 The three main components of this are: (1) dma-buf, representing a
15 shared or exclusive fence(s) associated with the buffer.
17 Shared DMA Buffers
18 ------------------
20 This document serves as a guide to device-driver writers on what is the dma-buf
21 buffer sharing API, how to use it for exporting and using shared buffers.
[all …]
|
| /kernel/linux/linux-6.6/include/linux/dma/ |
| D | imx-dma.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright 2004-2009 Freescale Semiconductor, Inc. All Rights Reserved.
18 IMX_DMATYPE_SSI_SP, /* Shared SSI */
22 IMX_DMATYPE_UART_SP, /* Shared UART */
25 IMX_DMATYPE_CSPI_SP, /* Shared CSPI */
31 IMX_DMATYPE_MSHC_SP, /* Shared Memory Stick Host Controller */
40 IMX_DMATYPE_ASRC_SP, /* Shared ASRC */
53 int dma_request; /* DMA request line */
54 int dma_request2; /* secondary DMA request line */
61 return !strcmp(dev_name(chan->device->dev), "ipu-core"); in imx_dma_is_ipu()
[all …]
|
| /kernel/linux/linux-6.6/Documentation/PCI/ |
| D | pci.rst | 1 .. SPDX-License-Identifier: GPL-2.0
7 :Authors: - Martin Mares <mj@ucw.cz>
8 - Grant Grundler <grundler@parisc-linux.org>
11 Since each CPU architecture implements different chip-sets and PCI devices
14 tries to introduce all potential driver authors to Linux APIs for
18 by Jonathan Corbet, Alessandro Rubini, and Greg Kroah-Hartman.
22 However, keep in mind that all documents are subject to "bit rot".
26 "Linux PCI" <linux-pci@atrey.karlin.mff.cuni.cz> mailing list.
38 supporting hot-pluggable PCI, CardBus, and Express-Card in a single driver].
45 - Enable the device
[all …]
|
| /kernel/linux/linux-5.10/Documentation/PCI/ |
| D | pci.rst | 1 .. SPDX-License-Identifier: GPL-2.0
7 :Authors: - Martin Mares <mj@ucw.cz>
8 - Grant Grundler <grundler@parisc-linux.org>
11 Since each CPU architecture implements different chip-sets and PCI devices
14 tries to introduce all potential driver authors to Linux APIs for
18 by Jonathan Corbet, Alessandro Rubini, and Greg Kroah-Hartman.
22 However, keep in mind that all documents are subject to "bit rot".
26 "Linux PCI" <linux-pci@atrey.karlin.mff.cuni.cz> mailing list.
38 supporting hot-pluggable PCI, CardBus, and Express-Card in a single driver].
45 - Enable the device
[all …]
|
| /kernel/linux/linux-6.6/Documentation/gpu/rfc/ |
| D | i915_vm_bind.rst | 11 issued by the UMD, without user having to provide a list of all required
18 User has to opt-in for VM_BIND mode of binding for an address space (VM)
34 ------------------------
42 -------------------------------
49 work will be able to support requirements of object dependency setting in all
52 "dma-buf: Add an API for exporting sync files"
56 works with execbuf3 ioctl for submission. All BOs mapped on that VM (through
66 the i915 driver. Hence all VA assignment, eviction are not applicable in
68 be using the i915_vma active reference tracking. It will instead use dma-resv
73 are not applicable for execbuf3 ioctl. Hence, all execbuf3 specific handling
[all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/st/ |
| D | stm32mp157a-microgea-stm32mp1.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (c) STMicroelectronics 2019 - All Rights Reserved
9 compatible = "engicam,microgea-stm32mp1", "st,stm32mp157";
16 reserved-memory {
17 #address-cells = <1>;
18 #size-cells = <1>;
22 compatible = "shared-dma-pool";
24 no-map;
28 compatible = "shared-dma-pool";
30 no-map;
[all …]
|
| D | stm32mp157a-icore-stm32mp1.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (c) STMicroelectronics 2019 - All Rights Reserved
9 compatible = "engicam,icore-stm32mp1", "st,stm32mp157";
16 reserved-memory {
17 #address-cells = <1>;
18 #size-cells = <1>;
22 compatible = "shared-dma-pool";
24 no-map;
28 compatible = "shared-dma-pool";
30 no-map;
[all …]
|
| D | stm32mp15xx-osd32.dtsi | 1 /* SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-3-Clause) */
3 * Copyright (C) 2020 STMicroelectronics - All Rights Reserved
7 #include "stm32mp15-pinctrl.dtsi"
9 #include <dt-bindings/mfd/st,stpmic1.h>
12 reserved-memory {
13 #address-cells = <1>;
14 #size-cells = <1>;
18 compatible = "shared-dma-pool";
20 no-map;
24 compatible = "shared-dma-pool";
[all …]
|
| D | stm32mp15xx-dhcor-som.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
3 * Copyright (C) Linaro Ltd 2019 - All Rights Reserved
8 #include "stm32mp15-pinctrl.dtsi"
9 #include "stm32mp15xxac-pinctrl.dtsi"
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/mfd/st,stpmic1.h>
23 reserved-memory {
24 #address-cells = <1>;
25 #size-cells = <1>;
29 compatible = "shared-dma-pool";
[all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/dma/ |
| D | brcm,bcm2835-dma.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/dma/brcm,bcm2835-dma.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: BCM2835 DMA controller
10 - Nicolas Saenz Julienne <nsaenz@kernel.org>
13 The BCM2835 DMA controller has 16 channels in total. Only the lower
19 - $ref: dma-controller.yaml#
23 const: brcm,bcm2835-dma
30 Should contain the DMA interrupts associated to the DMA channels in
[all …]
|
| /kernel/linux/linux-5.10/include/linux/platform_data/ |
| D | dma-imx.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright 2004-2009 Freescale Semiconductor, Inc. All Rights Reserved.
18 IMX_DMATYPE_SSI_SP, /* Shared SSI */
22 IMX_DMATYPE_UART_SP, /* Shared UART */
25 IMX_DMATYPE_CSPI_SP, /* Shared CSPI */
31 IMX_DMATYPE_MSHC_SP, /* Shared Memory Stick Host Controller */
40 IMX_DMATYPE_ASRC_SP, /* Shared ASRC */
51 int dma_request; /* DMA request line */
52 int dma_request2; /* secondary DMA request line */
59 return !strcmp(dev_name(chan->device->dev), "ipu-core"); in imx_dma_is_ipu()
[all …]
|
| /kernel/linux/linux-6.6/Documentation/arch/x86/ |
| D | tdx.rst | 1 .. SPDX-License-Identifier: GPL-2.0
19 TDX includes new hypercall-like mechanisms for communicating from the
25 TDX guests behave differently from bare-metal and traditional VMX guests.
32 Instruction-based #VE
33 ---------------------
35 - Port I/O (INS, OUTS, IN, OUT)
36 - HLT
37 - MONITOR, MWAIT
38 - WBINVD, INVD
39 - VMCALL
[all …]
|
| D | sva.rst | 1 .. SPDX-License-Identifier: GPL-2.0
4 Shared Virtual Addressing (SVA) with ENQCMD
10 Shared Virtual Addressing (SVA) allows the processor and device to use the
12 addresses to physical addresses. SVA is what PCIe calls Shared Virtual
16 by the device, it also doesn't require pinning pages for DMA.
19 application page-faults. For more information please refer to the PCIe
31 Shared Hardware Workqueues
34 Unlike Single Root I/O Virtualization (SR-IOV), Scalable IOV (SIOV) permits
35 the use of Shared Work Queues (SWQ) by both applications and Virtual
40 ID (PASID), which is a 20-bit number defined by the PCIe SIG.
[all …]
|
| /kernel/linux/linux-5.10/Documentation/x86/ |
| D | sva.rst | 1 .. SPDX-License-Identifier: GPL-2.0
4 Shared Virtual Addressing (SVA) with ENQCMD
10 Shared Virtual Addressing (SVA) allows the processor and device to use the
12 addresses to physical addresses. SVA is what PCIe calls Shared Virtual
16 by the device, it also doesn't require pinning pages for DMA.
19 application page-faults. For more information please refer to the PCIe
31 Shared Hardware Workqueues
34 Unlike Single Root I/O Virtualization (SR-IOV), Scalable IOV (SIOV) permits
35 the use of Shared Work Queues (SWQ) by both applications and Virtual
40 ID (PASID), which is a 20-bit number defined by the PCIe SIG.
[all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_dma_buf.c | 12 * all copies or substantial portions of the Software.
40 #include <linux/dma-buf.h>
41 #include <linux/dma-fence-array.h>
42 #include <linux/pci-p2pdma.h>
45 * amdgpu_gem_prime_vmap - &dma_buf_ops.vmap implementation
48 * Sets up an in-kernel virtual mapping of the BO's memory.
58 ret = ttm_bo_kmap(&bo->tbo, 0, bo->tbo.num_pages, in amdgpu_gem_prime_vmap()
59 &bo->dma_buf_vmap); in amdgpu_gem_prime_vmap()
63 return bo->dma_buf_vmap.virtual; in amdgpu_gem_prime_vmap()
67 * amdgpu_gem_prime_vunmap - &dma_buf_ops.vunmap implementation
[all …]
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | stm32mp15xx-osd32.dtsi | 1 /* SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-3-Clause) */
3 * Copyright (C) 2020 STMicroelectronics - All Rights Reserved
7 #include "stm32mp15-pinctrl.dtsi"
9 #include <dt-bindings/mfd/st,stpmic1.h>
12 reserved-memory {
13 #address-cells = <1>;
14 #size-cells = <1>;
18 compatible = "shared-dma-pool";
20 no-map;
24 compatible = "shared-dma-pool";
[all …]
|
| /kernel/linux/linux-5.10/drivers/iommu/intel/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only
7 bool "Support for Intel IOMMU using DMA Remapping Devices"
17 DMA remapping (DMAR) devices support enables independent address
18 translations for Direct Memory Access (DMA) from devices.
19 These DMA remapping devices are reported via ACPI tables
20 and include PCI device scope covered by these DMA
33 This option is -NOT- intended for production environments, and should
37 bool "Support for Shared Virtual Memory with Intel IOMMU"
44 Shared Virtual Memory (SVM) provides a facility for devices
45 to access DMA resources through process address space by
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_dma_buf.c | 12 * all copies or substantial portions of the Software.
41 #include <linux/dma-buf.h>
42 #include <linux/dma-fence-array.h>
43 #include <linux/pci-p2pdma.h>
49 * dma_buf_attach_adev - Helper to get adev of an attachment
59 if (attach->importer_ops == &amdgpu_dma_buf_attach_ops) { in dma_buf_attach_adev()
60 struct drm_gem_object *obj = attach->importer_priv; in dma_buf_attach_adev()
63 return amdgpu_ttm_adev(bo->tbo.bdev); in dma_buf_attach_adev()
70 * amdgpu_dma_buf_attach - &dma_buf_ops.attach implementation
72 * @dmabuf: DMA-buf where we attach to
[all …]
|
| /kernel/linux/linux-6.6/drivers/iommu/intel/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only
13 bool "Support for Intel IOMMU using DMA Remapping Devices"
25 DMA remapping (DMAR) devices support enables independent address
26 translations for Direct Memory Access (DMA) from devices.
27 These DMA remapping devices are reported via ACPI tables
28 and include PCI device scope covered by these DMA
45 This option is -NOT- intended for production environments, and should
49 bool "Support for Shared Virtual Memory with Intel IOMMU"
54 Shared Virtual Memory (SVM) provides a facility for devices
55 to access DMA resources through process address space by
[all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/broadcom/ |
| D | bcm2835-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
8 interrupt-parent = <&intc>;
11 dma: dma-controller@7e007000 { label
12 compatible = "brcm,bcm2835-dma";
25 /* dma channel 11-14 share one irq */
30 /* unused shared irq for all channels */
32 interrupt-names = "dma0",
47 "dma-shared-all";
48 #dma-cells = <1>;
49 brcm,dma-channel-mask = <0x7f35>;
[all …]
|