| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/power/supply/ |
| D | max17040_battery.txt | 5 - compatible : "maxim,max17040", "maxim,max17041", "maxim,max17043",
7 "maxim,max17058", "maxim,max17059" or "maxim,max77836-battery"
8 - reg: i2c slave address
11 - maxim,alert-low-soc-level : The alert threshold that sets the state of
16 - maxim,double-soc : Certain devices return double the capacity.
19 SOC == State of Charge == Capacity.
20 - maxim,rcomp : A value to compensate readings for various
25 - interrupts : Interrupt line see Documentation/devicetree/
26 bindings/interrupt-controller/interrupts.txt
27 - wakeup-source : This device has wakeup capabilities. Use this
[all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dml/ |
| D | dml1_display_rq_dlg_calc.c | 33 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
37 * remain as-is as it provides us with a guarantee from HW that it is correct.
97 static double get_refcyc_per_delivery( in get_refcyc_per_delivery()
99 double refclk_freq_in_mhz, in get_refcyc_per_delivery()
100 double pclk_freq_in_mhz, in get_refcyc_per_delivery()
102 double vratio, in get_refcyc_per_delivery()
103 double hscale_pixel_rate, in get_refcyc_per_delivery()
107 double refcyc_per_delivery = 0.0; in get_refcyc_per_delivery()
110 refcyc_per_delivery = (double) refclk_freq_in_mhz * (double) recout_width in get_refcyc_per_delivery()
111 / pclk_freq_in_mhz / (double) req_per_swath_ub; in get_refcyc_per_delivery()
[all …]
|
| D | display_mode_vba.c | 33 * This file is gcc-parsable HW gospel, coming straight from HW engineers.
37 * remain as-is as it provides us with a guarantee from HW that it is correct.
56 bool need_recalculate = memcmp(&mode_lib->soc, &mode_lib->vba.soc, sizeof(mode_lib->vba.soc)) != 0 in dml_get_voltage_level()
57 || memcmp(&mode_lib->ip, &mode_lib->vba.ip, sizeof(mode_lib->vba.ip)) != 0 in dml_get_voltage_level()
58 || num_pipes != mode_lib->vba.cache_num_pipes in dml_get_voltage_level()
59 || memcmp(pipes, mode_lib->vba.cache_pipes, in dml_get_voltage_level()
62 mode_lib->vba.soc = mode_lib->soc; in dml_get_voltage_level()
63 mode_lib->vba.ip = mode_lib->ip; in dml_get_voltage_level()
64 memcpy(mode_lib->vba.cache_pipes, pipes, sizeof(*pipes) * num_pipes); in dml_get_voltage_level()
65 mode_lib->vba.cache_num_pipes = num_pipes; in dml_get_voltage_level()
[all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/power/supply/ |
| D | maxim,max17040.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sebastian Reichel <sre@kernel.org>
13 - $ref: power-supply.yaml#
18 - maxim,max17040
19 - maxim,max17041
20 - maxim,max17043
21 - maxim,max17044
22 - maxim,max17048
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| D | dcn30_fpu.c | 2 * Copyright 2020-2021 Advanced Micro Devices, Inc.
37 optc1->tg_regs->reg
40 optc1->base.ctx
44 optc1->tg_shift->field_name, optc1->tg_mask->field_name
182 double vtotal_avg) in optc3_fpu_set_vrr_m_const()
185 double vtotal_min, vtotal_max; in optc3_fpu_set_vrr_m_const()
186 double ratio, modulo, phase; in optc3_fpu_set_vrr_m_const()
193 * VOTAL_MAX - VTOTAL_MIN = 1 in optc3_fpu_set_vrr_m_const()
201 * of lines in a frame - 1'. in optc3_fpu_set_vrr_m_const()
213 optc->funcs->set_vtotal_min_max(optc, 0, 0); in optc3_fpu_set_vrr_m_const()
[all …]
|
| D | display_mode_vba_30.c | 34 * This file is gcc-parsable HW gospel, coming straight from HW engineers.
38 * remain as-is as it provides us with a guarantee from HW that it is correct.
43 double DPPCLK;
44 double DISPCLK;
45 double PixelClock;
46 double DCFCLKDeepSleep;
72 double BPP,
83 double PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyPixelMixedWithVMData,
84 double PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyVMDataOnly,
87 double DPPCLKDelaySubtotalPlusCNVCFormater,
[all …]
|
| D | display_rq_dlg_calc_30.c | 42 static double get_refcyc_per_delivery(struct display_mode_lib *mode_lib, in get_refcyc_per_delivery()
43 double refclk_freq_in_mhz, in get_refcyc_per_delivery()
44 double pclk_freq_in_mhz, in get_refcyc_per_delivery()
48 double vratio, in get_refcyc_per_delivery()
49 double hscale_pixel_rate, in get_refcyc_per_delivery()
53 double refcyc_per_delivery = 0.0; in get_refcyc_per_delivery()
57 refcyc_per_delivery = (double)refclk_freq_in_mhz * (double)((unsigned int)odm_combine*2) in get_refcyc_per_delivery()
58 * dml_min((double)recout_width, (double)hactive / ((unsigned int)odm_combine*2)) in get_refcyc_per_delivery()
59 / pclk_freq_in_mhz / (double)req_per_swath_ub; in get_refcyc_per_delivery()
61 refcyc_per_delivery = (double)refclk_freq_in_mhz * (double)recout_width in get_refcyc_per_delivery()
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/ |
| D | dml1_display_rq_dlg_calc.c | 33 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
37 * remain as-is as it provides us with a guarantee from HW that it is correct.
97 static double get_refcyc_per_delivery( in get_refcyc_per_delivery()
99 double refclk_freq_in_mhz, in get_refcyc_per_delivery()
100 double pclk_freq_in_mhz, in get_refcyc_per_delivery()
102 double vratio, in get_refcyc_per_delivery()
103 double hscale_pixel_rate, in get_refcyc_per_delivery()
107 double refcyc_per_delivery = 0.0; in get_refcyc_per_delivery()
110 refcyc_per_delivery = (double) refclk_freq_in_mhz * (double) recout_width in get_refcyc_per_delivery()
111 / pclk_freq_in_mhz / (double) req_per_swath_ub; in get_refcyc_per_delivery()
[all …]
|
| D | display_mode_vba.c | 33 * This file is gcc-parsable HW gospel, coming straight from HW engineers.
37 * remain as-is as it provides us with a guarantee from HW that it is correct.
57 bool need_recalculate = memcmp(&mode_lib->soc, &mode_lib->vba.soc, sizeof(mode_lib->vba.soc)) != 0 in dml_get_voltage_level()
58 || memcmp(&mode_lib->ip, &mode_lib->vba.ip, sizeof(mode_lib->vba.ip)) != 0 in dml_get_voltage_level()
59 || num_pipes != mode_lib->vba.cache_num_pipes in dml_get_voltage_level()
60 || memcmp(pipes, mode_lib->vba.cache_pipes, in dml_get_voltage_level()
63 mode_lib->vba.soc = mode_lib->soc; in dml_get_voltage_level()
64 mode_lib->vba.ip = mode_lib->ip; in dml_get_voltage_level()
65 memcpy(mode_lib->vba.cache_pipes, pipes, sizeof(*pipes) * num_pipes); in dml_get_voltage_level()
66 mode_lib->vba.cache_num_pipes = num_pipes; in dml_get_voltage_level()
[all …]
|
| D | display_mode_structs.h | 68 double UrgentWatermark;
69 double WritebackUrgentWatermark;
70 double DRAMClockChangeWatermark;
71 double FCLKChangeWatermark;
72 double WritebackDRAMClockChangeWatermark;
73 double WritebackFCLKChangeWatermark;
74 double StutterExitWatermark;
75 double StutterEnterPlusExitWatermark;
76 double Z8StutterExitWatermark;
77 double Z8StutterEnterPlusExitWatermark;
[all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| D | display_mode_vba_30.c | 36 * This file is gcc-parsable HW gospel, coming straight from HW engineers.
40 * remain as-is as it provides us with a guarantee from HW that it is correct.
45 double DPPCLK;
46 double DISPCLK;
47 double PixelClock;
48 double DCFCLKDeepSleep;
74 double BPP,
85 double PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyPixelMixedWithVMData,
86 double PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyVMDataOnly,
89 double DPPCLKDelaySubtotalPlusCNVCFormater,
[all …]
|
| D | display_rq_dlg_calc_30.c | 43 static double get_refcyc_per_delivery(struct display_mode_lib *mode_lib, in get_refcyc_per_delivery()
44 double refclk_freq_in_mhz, in get_refcyc_per_delivery()
45 double pclk_freq_in_mhz, in get_refcyc_per_delivery()
49 double vratio, in get_refcyc_per_delivery()
50 double hscale_pixel_rate, in get_refcyc_per_delivery()
54 double refcyc_per_delivery = 0.0; in get_refcyc_per_delivery()
58 refcyc_per_delivery = (double)refclk_freq_in_mhz * (double)((unsigned int)odm_combine*2) in get_refcyc_per_delivery()
59 * dml_min((double)recout_width, (double)hactive / ((unsigned int)odm_combine*2)) in get_refcyc_per_delivery()
60 / pclk_freq_in_mhz / (double)req_per_swath_ub; in get_refcyc_per_delivery()
62 refcyc_per_delivery = (double)refclk_freq_in_mhz * (double)recout_width in get_refcyc_per_delivery()
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
| D | dcn32_fpu.c | 1 // SPDX-License-Identifier: MIT
176 double pstate_latency_us = clk_mgr->base.ctx->dc->dml.soc.dram_clock_change_latency_us; in dcn32_build_wm_range_table_fpu()
177 double fclk_change_latency_us = clk_mgr->base.ctx->dc->dml.soc.fclk_change_latency_us; in dcn32_build_wm_range_table_fpu()
178 double sr_exit_time_us = clk_mgr->base.ctx->dc->dml.soc.sr_exit_time_us; in dcn32_build_wm_range_table_fpu()
179 double sr_enter_plus_exit_time_us = clk_mgr->base.ctx->dc->dml.soc.sr_enter_plus_exit_time_us; in dcn32_build_wm_range_table_fpu()
181 uint16_t min_uclk_mhz = clk_mgr->base.bw_params->clk_table.entries[0].memclk_mhz; in dcn32_build_wm_range_table_fpu()
182 uint16_t min_dcfclk_mhz = clk_mgr->base.bw_params->clk_table.entries[0].dcfclk_mhz; in dcn32_build_wm_range_table_fpu()
184 …uint16_t dcfclk_mhz_for_the_second_state = clk_mgr->base.ctx->dc->dml.soc.clock_limits[2].dcfclk_m… in dcn32_build_wm_range_table_fpu()
190 …clk_mgr->base.bw_params->wm_table.nv_entries[WM_B].pmfw_breakdown.min_dcfclk = dcfclk_mhz_for_the_… in dcn32_build_wm_range_table_fpu()
192 …clk_mgr->base.bw_params->wm_table.nv_entries[WM_B].pmfw_breakdown.min_dcfclk = clk_mgr->base.bw_pa… in dcn32_build_wm_range_table_fpu()
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| D | display_mode_vba_20v2.c | 32 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
36 * remain as-is as it provides us with a guarantee from HW that it is correct.
44 static double adjust_ReturnBW(
46 double ReturnBW,
48 double ReturnBandwidthToDCN);
51 double bpp,
58 double ReturnBW,
59 double ReadBandwidthPlaneLuma,
60 double ReadBandwidthPlaneChroma,
61 double TotalDataReadBandwidth,
[all …]
|
| D | display_mode_vba_20.c | 32 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
36 * remain as-is as it provides us with a guarantee from HW that it is correct.
43 static double adjust_ReturnBW(
45 double ReturnBW,
47 double ReturnBandwidthToDCN);
50 double bpp,
58 double DPPCLK,
59 double DISPCLK,
60 double PixelClock,
61 double DCFCLKDeepSleep,
[all …]
|
| D | display_rq_dlg_calc_20.c | 34 // pipe_src_param - pipe source configuration (e.g. vp, pitch, etc.)
36 // rq_param - values that can be used to setup RQ (e.g. swath_height, plane1_addr, etc.)
58 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
62 * remain as-is as it provides us with a guarantee from HW that it is correct.
66 double *refcyc_per_req_delivery_pre_cur,
67 double *refcyc_per_req_delivery_cur,
68 double refclk_freq_in_mhz,
69 double ref_freq_to_pix_freq,
70 double hscale_pixel_rate_l,
71 double hscl_ratio,
[all …]
|
| D | display_rq_dlg_calc_20v2.c | 34 // pipe_src_param - pipe source configuration (e.g. vp, pitch, etc.)
36 // rq_param - values that can be used to setup RQ (e.g. swath_height, plane1_addr, etc.)
58 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
62 * remain as-is as it provides us with a guarantee from HW that it is correct.
66 double *refcyc_per_req_delivery_pre_cur,
67 double *refcyc_per_req_delivery_cur,
68 double refclk_freq_in_mhz,
69 double ref_freq_to_pix_freq,
70 double hscale_pixel_rate_l,
71 double hscl_ratio,
[all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| D | display_mode_vba_20v2.c | 32 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
36 * remain as-is as it provides us with a guarantee from HW that it is correct.
44 static double adjust_ReturnBW(
46 double ReturnBW,
48 double ReturnBandwidthToDCN);
51 double bpp,
58 double ReturnBW,
59 double ReadBandwidthPlaneLuma,
60 double ReadBandwidthPlaneChroma,
61 double TotalDataReadBandwidth,
[all …]
|
| D | display_mode_vba_20.c | 32 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
36 * remain as-is as it provides us with a guarantee from HW that it is correct.
43 static double adjust_ReturnBW(
45 double ReturnBW,
47 double ReturnBandwidthToDCN);
50 double bpp,
58 double DPPCLK,
59 double DISPCLK,
60 double PixelClock,
61 double DCFCLKDeepSleep,
[all …]
|
| D | display_rq_dlg_calc_20v2.c | 34 // pipe_src_param - pipe source configuration (e.g. vp, pitch, etc.)
36 // rq_param - values that can be used to setup RQ (e.g. swath_height, plane1_addr, etc.)
58 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
62 * remain as-is as it provides us with a guarantee from HW that it is correct.
66 double *refcyc_per_req_delivery_pre_cur,
67 double *refcyc_per_req_delivery_cur,
68 double refclk_freq_in_mhz,
69 double ref_freq_to_pix_freq,
70 double hscale_pixel_rate_l,
71 double hscl_ratio,
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn314/ |
| D | display_mode_vba_314.c | 1 // SPDX-License-Identifier: MIT
37 * This file is gcc-parsable HW gospel, coming straight from HW engineers.
41 * remain as-is as it provides us with a guarantee from HW that it is correct.
49 // For DML-C changes that hasn't been propagated to VBA yet
64 double DPPCLK;
65 double DISPCLK;
66 double PixelClock;
67 double DCFCLKDeepSleep;
70 double VRatio;
71 double VRatioChroma;
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
| D | display_mode_vba_31.c | 34 * This file is gcc-parsable HW gospel, coming straight from HW engineers.
38 * remain as-is as it provides us with a guarantee from HW that it is correct.
48 // For DML-C changes that hasn't been propagated to VBA yet
63 double DPPCLK;
64 double DISPCLK;
65 double PixelClock;
66 double DCFCLKDeepSleep;
69 double VRatio;
70 double VRatioChroma;
95 double BPP,
[all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| D | display_rq_dlg_calc_21.c | 34 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
38 * remain as-is as it provides us with a guarantee from HW that it is correct.
43 double *refcyc_per_req_delivery_pre_cur,
44 double *refcyc_per_req_delivery_cur,
45 double refclk_freq_in_mhz,
46 double ref_freq_to_pix_freq,
47 double hscale_pixel_rate_l,
48 double hscl_ratio,
49 double vratio_pre_l,
50 double vratio_l,
[all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| D | display_rq_dlg_calc_21.c | 34 * This file is gcc-parseable HW gospel, coming straight from HW engineers.
38 * remain as-is as it provides us with a guarantee from HW that it is correct.
43 double *refcyc_per_req_delivery_pre_cur,
44 double *refcyc_per_req_delivery_cur,
45 double refclk_freq_in_mhz,
46 double ref_freq_to_pix_freq,
47 double hscale_pixel_rate_l,
48 double hscl_ratio,
49 double vratio_pre_l,
50 double vratio_l,
[all …]
|
| D | display_mode_vba_21.c | 35 * This file is gcc-parsable HW gospel, coming straight from HW engineers.
39 * remain as-is as it provides us with a guarantee from HW that it is correct.
42 double DPPCLK;
43 double DISPCLK;
44 double PixelClock;
45 double DCFCLKDeepSleep;
75 double bpp,
83 double PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyPixelMixedWithVMData,
84 double PercentOfIdealDRAMFabricAndSDPPortBWReceivedAfterUrgLatencyVMDataOnly,
87 double DPPCLKDelaySubtotal,
[all …]
|