Home
last modified time | relevance | path

Searched full:etb (Results 1 – 25 of 47) sorted by relevance

12

/kernel/linux/linux-6.6/Documentation/ABI/testing/
Dsysfs-bus-coresight-devices-etb101 What: /sys/bus/coresight/devices/<memory_map>.etb/enable_sink
10 echo 1 > /sys/bus/coresight/devices/20010000.etb/enable_sink
12 What: /sys/bus/coresight/devices/<memory_map>.etb/trigger_cntr
20 value stored in this register+1 (from ARM ETB-TRM).
22 What: /sys/bus/coresight/devices/<memory_map>.etb/mgmt/rdp
29 What: /sys/bus/coresight/devices/<memory_map>.etb/mgmt/sts
33 Description: (Read) Shows the value held by the ETB status register. The value
36 What: /sys/bus/coresight/devices/<memory_map>.etb/mgmt/rrp
40 Description: (Read) Shows the value held by the ETB RAM Read Pointer register
45 What: /sys/bus/coresight/devices/<memory_map>.etb/mgmt/rwp
[all …]
/kernel/linux/linux-5.10/Documentation/ABI/testing/
Dsysfs-bus-coresight-devices-etb101 What: /sys/bus/coresight/devices/<memory_map>.etb/enable_sink
10 echo 1 > /sys/bus/coresight/devices/20010000.etb/enable_sink
12 What: /sys/bus/coresight/devices/<memory_map>.etb/trigger_cntr
20 value stored in this register+1 (from ARM ETB-TRM).
22 What: /sys/bus/coresight/devices/<memory_map>.etb/mgmt/rdp
29 What: /sys/bus/coresight/devices/<memory_map>.etb/mgmt/sts
33 Description: (Read) Shows the value held by the ETB status register. The value
36 What: /sys/bus/coresight/devices/<memory_map>.etb/mgmt/rrp
40 Description: (Read) Shows the value held by the ETB RAM Read Pointer register
45 What: /sys/bus/coresight/devices/<memory_map>.etb/mgmt/rwp
[all …]
/kernel/linux/linux-5.10/drivers/hwtracing/coresight/
Dcoresight-etb10.c66 DEFINE_CORESIGHT_DEVLIST(etb_devs, "etb");
69 * struct etb_drvdata - specifics associated to an ETB component
71 * @atclk: optional clock for the core parts of the ETB.
73 * @miscdev: specifics to handle "/dev/xyz.etb" entry.
75 * @reading: synchronise user space access to etb buffer.
78 * @buf: area of memory where ETB buffer content gets sent.
79 * @mode: this ETB is being used.
127 /* ETB trace capture enable */ in __etb_enable_hw()
209 * ETB on and leave without cleaning up. in etb_enable_perf()
247 dev_dbg(&csdev->dev, "ETB enabled\n"); in etb_enable()
[all …]
Dcoresight-tmc.h173 * @buf: Snapshot of the trace data for ETF/ETB.
175 * @len: size of the available trace for ETF/ETB.
196 char *buf; /* TMC ETB */
260 /* ETB/ETF functions */
Dcoresight-tmc-etf.c195 * /dev/xyz.{etf|etb} interface. See tmc_read_unprepare_etf() for in tmc_enable_etf_sink_sysfs()
238 * No need to continue if the ETB/ETF is already operated in tmc_enable_etf_sink_perf()
301 dev_dbg(&csdev->dev, "TMC-ETB/ETF enabled\n"); in tmc_enable_etf_sink()
331 dev_dbg(&csdev->dev, "TMC-ETB/ETF disabled\n"); in tmc_disable_etf_sink()
664 * The ETB/ETF is not tracing and the buffer was just read. in tmc_read_unprepare_etb()
Dcoresight-tmc-core.c403 * AXI master in place of the embedded SRAM of ETB/ETF. in tmc_etr_setup_caps()
568 * etb fops in this case, device is there until last file in tmc_remove()
579 /* Coresight SoC 600 TMC-ETB */
/kernel/linux/linux-6.6/drivers/hwtracing/coresight/
Dcoresight-etb10.c66 DEFINE_CORESIGHT_DEVLIST(etb_devs, "etb");
69 * struct etb_drvdata - specifics associated to an ETB component
71 * @atclk: optional clock for the core parts of the ETB.
73 * @miscdev: specifics to handle "/dev/xyz.etb" entry.
75 * @reading: synchronise user space access to etb buffer.
78 * @buf: area of memory where ETB buffer content gets sent.
79 * @mode: this ETB is being used.
127 /* ETB trace capture enable */ in __etb_enable_hw()
209 * ETB on and leave without cleaning up. in etb_enable_perf()
248 dev_dbg(&csdev->dev, "ETB enabled\n"); in etb_enable()
[all …]
Dcoresight-tmc.h174 * @buf: Snapshot of the trace data for ETF/ETB.
176 * @len: size of the available trace for ETF/ETB.
199 char *buf; /* TMC ETB */
264 /* ETB/ETF functions */
Dcoresight-tmc-etf.c219 * /dev/xyz.{etf|etb} interface. See tmc_read_unprepare_etf() for in tmc_enable_etf_sink_sysfs()
262 * No need to continue if the ETB/ETF is already operated in tmc_enable_etf_sink_perf()
325 dev_dbg(&csdev->dev, "TMC-ETB/ETF enabled\n"); in tmc_enable_etf_sink()
355 dev_dbg(&csdev->dev, "TMC-ETB/ETF disabled\n"); in tmc_disable_etf_sink()
699 * The ETB/ETF is not tracing and the buffer was just read. in tmc_read_unprepare_etb()
Dcoresight-tmc-core.c388 * AXI master in place of the embedded SRAM of ETB/ETF. in tmc_etr_setup_caps()
571 * etb fops in this case, device is there until last file in tmc_remove()
582 /* Coresight SoC 600 TMC-ETB */
/kernel/linux/linux-5.10/Documentation/trace/coresight/
Dcoresight.rst69 |------>&& ETB &&<......II I =======
79 * ETB = Embedded Trace Buffer
90 replicator, TMC, TPIU and ETB. Future work will enable more
105 ETB:
158 20010000.etb 20040000.funnel 2201d000.ptm 2203d000.etm
350 20010000.etb 20040000.funnel 2201d000.ptm 2203d000.etm
351 root:/sys/bus/coresight/devices# ls 20010000.etb
353 root:/sys/bus/coresight/devices# echo 1 > 20010000.etb/enable_sink
354 root:/sys/bus/coresight/devices# cat 20010000.etb/enable_sink
366 root:/sys/bus/coresight/devices# cat 20010000.etb/status
[all …]
/kernel/linux/linux-6.6/Documentation/trace/coresight/
Dcoresight.rst69 |------>&& ETB &&<......II I =======
79 * ETB = Embedded Trace Buffer
90 replicator, TMC, TPIU and ETB. Future work will enable more
105 ETB:
158 20010000.etb 20040000.funnel 2201d000.ptm 2203d000.etm
352 20010000.etb 20040000.funnel 2201d000.ptm 2203d000.etm
353 root:/sys/bus/coresight/devices# ls 20010000.etb
355 root:/sys/bus/coresight/devices# echo 1 > 20010000.etb/enable_sink
356 root:/sys/bus/coresight/devices# cat 20010000.etb/enable_sink
368 root:/sys/bus/coresight/devices# cat 20010000.etb/status
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/arm/
Darm,coresight-tmc.yaml23 Trace Memory Controller is used for Embedded Trace Buffer(ETB), Embedded Trace
25 mode (ETB, ETF, ETR) is discovered at boot time when the device is probed.
Darm,coresight-etb10.yaml80 etb@20010000 {
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/arm/
Dcoresight.txt22 - Trace Memory Controller, used for Embedded Trace Buffer(ETB),
24 configuration. The configuration mode (ETB, ETF, ETR) is
154 etb@20010000 {
/kernel/linux/linux-6.6/arch/arm/boot/dts/hisilicon/
Dhip04.dtsi271 etb@0,e3c42000 {
286 etb@0,e3c82000 {
301 etb@0,e3cc2000 {
316 etb@0,e3d02000 {
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dhip04.dtsi271 etb@0,e3c42000 {
286 etb@0,e3c82000 {
301 etb@0,e3cc2000 {
316 etb@0,e3d02000 {
Domap3-beagle-xm.dts154 etb@5401b000 {
Domap3-beagle.dts141 etb@540000000 {
/kernel/linux/linux-5.10/drivers/acpi/
Dacpi_amba.c29 {"ARMHC97C", 0}, /* ARM CoreSight SoC-400 TMC, SoC-600 ETF/ETB */
/kernel/linux/linux-6.6/drivers/acpi/arm64/
Damba.c29 {"ARMHC97C", 0}, /* ARM CoreSight SoC-400 TMC, SoC-600 ETF/ETB */
/kernel/linux/linux-5.10/arch/s390/kernel/
Debcdic.c26 /*10 DLE DC1 DC2 DC3 DC4 NAK SYN ETB */
104 /* 0x20 -DS -SOS FS -WUS -BYP LF ETB ESC
175 /*10 DLE DC1 DC2 DC3 DC4 NAK SYN ETB */
253 /* 0x20 -DS -SOS FS -WUS -BYP LF ETB ESC
/kernel/linux/linux-6.6/arch/s390/kernel/
Debcdic.c26 /*10 DLE DC1 DC2 DC3 DC4 NAK SYN ETB */
104 /* 0x20 -DS -SOS FS -WUS -BYP LF ETB ESC
175 /*10 DLE DC1 DC2 DC3 DC4 NAK SYN ETB */
253 /* 0x20 -DS -SOS FS -WUS -BYP LF ETB ESC
/kernel/linux/linux-6.6/arch/arm/boot/dts/ti/omap/
Domap3-beagle-xm.dts154 etb@5401b000 {
/kernel/linux/linux-6.6/arch/arm64/boot/dts/sprd/
Dsc9863a.dtsi211 etb@10003000 {

12