| /kernel/linux/linux-5.10/drivers/mfd/ |
| D | intel_quark_i2c_gpio.c | 49 struct clk *i2c_clk; member
126 struct clk *i2c_clk; in intel_quark_register_i2c_clk() local
128 i2c_clk = clk_register_fixed_rate(dev, in intel_quark_register_i2c_clk()
131 if (IS_ERR(i2c_clk)) in intel_quark_register_i2c_clk()
132 return PTR_ERR(i2c_clk); in intel_quark_register_i2c_clk()
134 quark_mfd->i2c_clk = i2c_clk; in intel_quark_register_i2c_clk()
135 quark_mfd->i2c_clk_lookup = clkdev_create(i2c_clk, NULL, in intel_quark_register_i2c_clk()
139 clk_unregister(quark_mfd->i2c_clk); in intel_quark_register_i2c_clk()
155 clk_unregister(quark_mfd->i2c_clk); in intel_quark_unregister_i2c_clk()
|
| /kernel/linux/linux-6.6/drivers/mfd/ |
| D | intel_quark_i2c_gpio.c | 39 struct clk *i2c_clk; member
164 struct clk *i2c_clk; in intel_quark_register_i2c_clk() local
166 i2c_clk = clk_register_fixed_rate(dev, in intel_quark_register_i2c_clk()
169 if (IS_ERR(i2c_clk)) in intel_quark_register_i2c_clk()
170 return PTR_ERR(i2c_clk); in intel_quark_register_i2c_clk()
172 quark_mfd->i2c_clk = i2c_clk; in intel_quark_register_i2c_clk()
173 quark_mfd->i2c_clk_lookup = clkdev_create(i2c_clk, NULL, in intel_quark_register_i2c_clk()
177 clk_unregister(quark_mfd->i2c_clk); in intel_quark_register_i2c_clk()
193 clk_unregister(quark_mfd->i2c_clk); in intel_quark_unregister_i2c_clk()
|
| /kernel/linux/linux-6.6/drivers/i2c/busses/ |
| D | i2c-microchip-corei2c.c | 95 * @i2c_clk: clock reference for i2c input clock
112 struct clk *i2c_clk; member
195 u32 clk_rate = clk_get_rate(idev->i2c_clk); in mchp_corei2c_init()
450 idev->i2c_clk = devm_clk_get(&pdev->dev, NULL); in mchp_corei2c_probe()
451 if (IS_ERR(idev->i2c_clk)) in mchp_corei2c_probe()
452 return dev_err_probe(&pdev->dev, PTR_ERR(idev->i2c_clk), in mchp_corei2c_probe()
481 ret = clk_prepare_enable(idev->i2c_clk); in mchp_corei2c_probe()
488 clk_disable_unprepare(idev->i2c_clk); in mchp_corei2c_probe()
505 clk_disable_unprepare(idev->i2c_clk); in mchp_corei2c_probe()
518 clk_disable_unprepare(idev->i2c_clk); in mchp_corei2c_remove()
|
| D | i2c-altera.c | 66 * @i2c_clk: clock reference for i2c input clock
82 struct clk *i2c_clk; member
139 u32 divisor = clk_get_rate(idev->i2c_clk) / idev->bus_clk_rate; in altr_i2c_init()
140 u32 clk_mhz = clk_get_rate(idev->i2c_clk) / 1000000; in altr_i2c_init()
400 idev->i2c_clk = devm_clk_get(&pdev->dev, NULL); in altr_i2c_probe()
401 if (IS_ERR(idev->i2c_clk)) { in altr_i2c_probe()
403 return PTR_ERR(idev->i2c_clk); in altr_i2c_probe()
439 ret = clk_prepare_enable(idev->i2c_clk); in altr_i2c_probe()
460 clk_disable_unprepare(idev->i2c_clk); in altr_i2c_probe()
472 clk_disable_unprepare(idev->i2c_clk); in altr_i2c_remove()
|
| D | i2c-jz4780.c | 256 int i2c_clk = i2c->speed; in jz4780_i2c_set_speed() local
262 * 1 JZ4780_I2C cycle equals to cnt_period PCLK(i2c_clk) in jz4780_i2c_set_speed()
266 cnt_period = dev_clk_khz / i2c_clk; in jz4780_i2c_set_speed()
268 if (i2c_clk <= 100) in jz4780_i2c_set_speed()
282 if (i2c_clk <= 100) { in jz4780_i2c_set_speed()
311 * 1i2c_clk = 10^6 / dev_clk_khz in jz4780_i2c_set_speed()
312 * on FPGA, dev_clk_khz = 12000, so 1i2c_clk = 1000/12 = 83ns in jz4780_i2c_set_speed()
313 * on Pisces(1008M), dev_clk_khz=126000, so 1i2c_clk = 1000 / 126 = 8ns in jz4780_i2c_set_speed()
315 * The actual hold time is (SDAHD + 1) * (i2c_clk period). in jz4780_i2c_set_speed()
320 if (i2c_clk <= 100) { /* standard mode */ in jz4780_i2c_set_speed()
|
| D | i2c-axxia.c | 131 * @i2c_clk: clock reference for i2c input clock
145 struct clk *i2c_clk; member
178 u32 divisor = clk_get_rate(idev->i2c_clk) / idev->bus_clk_rate; in axxia_i2c_init()
179 u32 clk_mhz = clk_get_rate(idev->i2c_clk) / 1000000; in axxia_i2c_init()
752 idev->i2c_clk = devm_clk_get(&pdev->dev, "i2c"); in axxia_i2c_probe()
753 if (IS_ERR(idev->i2c_clk)) { in axxia_i2c_probe()
755 return PTR_ERR(idev->i2c_clk); in axxia_i2c_probe()
766 ret = clk_prepare_enable(idev->i2c_clk); in axxia_i2c_probe()
803 clk_disable_unprepare(idev->i2c_clk); in axxia_i2c_probe()
811 clk_disable_unprepare(idev->i2c_clk); in axxia_i2c_remove()
|
| D | i2c-xiic.c | 76 * @i2c_clk: I2C SCL frequency
98 unsigned int i2c_clk; member
378 "%s entry, i2c->input_clk: %ld, i2c->i2c_clk: %d\n", in xiic_setclk()
379 __func__, i2c->input_clk, i2c->i2c_clk); in xiic_setclk()
382 if (!i2c->i2c_clk || !i2c->input_clk) in xiic_setclk()
387 switch (i2c->i2c_clk) { in xiic_setclk()
409 /* THIGH - Depends on SCL clock frequency(i2c_clk) as below */ in xiic_setclk()
410 reg_val = (DIV_ROUND_UP(i2c->input_clk, 2 * i2c->i2c_clk)) - 7; in xiic_setclk()
1286 &i2c->i2c_clk); in xiic_i2c_probe()
1288 if (ret || i2c->i2c_clk > I2C_MAX_FAST_MODE_PLUS_FREQ) in xiic_i2c_probe()
[all …]
|
| D | i2c-cadence.c | 178 * @i2c_clk: Maximum I2C clock speed
206 unsigned int i2c_clk; member
782 msg_timeout = msecs_to_jiffies((1000 * msg->len * BITS_PER_BYTE) / id->i2c_clk); in cdns_i2c_process_msg()
1082 unsigned long fscl = id->i2c_clk; in cdns_i2c_setclk()
1130 unsigned long fscl = id->i2c_clk; in cdns_i2c_clk_notifier_cb()
1362 &id->i2c_clk); in cdns_i2c_probe()
1363 if (ret || (id->i2c_clk > I2C_MAX_FAST_MODE_FREQ)) in cdns_i2c_probe()
1364 id->i2c_clk = I2C_MAX_STANDARD_MODE_FREQ; in cdns_i2c_probe()
1380 dev_err(&pdev->dev, "invalid SCL clock: %u Hz\n", id->i2c_clk); in cdns_i2c_probe()
1398 id->i2c_clk / 1000, (unsigned long)r_mem->start, irq); in cdns_i2c_probe()
|
| D | i2c-nomadik.c | 351 u32 i2c_clk, div; in setup_i2c_controller() local
361 i2c_clk = clk_get_rate(dev->clk); in setup_i2c_controller()
375 ns = DIV_ROUND_UP_ULL(1000000000ULL, i2c_clk); in setup_i2c_controller()
409 brcr2 = (i2c_clk/(dev->clk_freq * div)) & 0xffff; in setup_i2c_controller()
423 brcr2 = i2c_clk / (I2C_MAX_STANDARD_MODE_FREQ * 2) & 0xffff; in setup_i2c_controller()
|
| /kernel/linux/linux-5.10/drivers/i2c/busses/ |
| D | i2c-altera.c | 66 * @i2c_clk: clock reference for i2c input clock
82 struct clk *i2c_clk; member
139 u32 divisor = clk_get_rate(idev->i2c_clk) / idev->bus_clk_rate; in altr_i2c_init()
140 u32 clk_mhz = clk_get_rate(idev->i2c_clk) / 1000000; in altr_i2c_init()
401 idev->i2c_clk = devm_clk_get(&pdev->dev, NULL); in altr_i2c_probe()
402 if (IS_ERR(idev->i2c_clk)) { in altr_i2c_probe()
404 return PTR_ERR(idev->i2c_clk); in altr_i2c_probe()
440 ret = clk_prepare_enable(idev->i2c_clk); in altr_i2c_probe()
461 clk_disable_unprepare(idev->i2c_clk); in altr_i2c_probe()
473 clk_disable_unprepare(idev->i2c_clk); in altr_i2c_remove()
|
| D | i2c-jz4780.c | 256 int i2c_clk = i2c->speed; in jz4780_i2c_set_speed() local
262 * 1 JZ4780_I2C cycle equals to cnt_period PCLK(i2c_clk) in jz4780_i2c_set_speed()
266 cnt_period = dev_clk_khz / i2c_clk; in jz4780_i2c_set_speed()
268 if (i2c_clk <= 100) in jz4780_i2c_set_speed()
282 if (i2c_clk <= 100) { in jz4780_i2c_set_speed()
311 * 1i2c_clk = 10^6 / dev_clk_khz in jz4780_i2c_set_speed()
312 * on FPGA, dev_clk_khz = 12000, so 1i2c_clk = 1000/12 = 83ns in jz4780_i2c_set_speed()
313 * on Pisces(1008M), dev_clk_khz=126000, so 1i2c_clk = 1000 / 126 = 8ns in jz4780_i2c_set_speed()
315 * The actual hold time is (SDAHD + 1) * (i2c_clk period). in jz4780_i2c_set_speed()
320 if (i2c_clk <= 100) { /* standard mode */ in jz4780_i2c_set_speed()
|
| D | i2c-axxia.c | 131 * @i2c_clk: clock reference for i2c input clock
145 struct clk *i2c_clk; member
178 u32 divisor = clk_get_rate(idev->i2c_clk) / idev->bus_clk_rate; in axxia_i2c_init()
179 u32 clk_mhz = clk_get_rate(idev->i2c_clk) / 1000000; in axxia_i2c_init()
752 idev->i2c_clk = devm_clk_get(&pdev->dev, "i2c"); in axxia_i2c_probe()
753 if (IS_ERR(idev->i2c_clk)) { in axxia_i2c_probe()
755 return PTR_ERR(idev->i2c_clk); in axxia_i2c_probe()
766 ret = clk_prepare_enable(idev->i2c_clk); in axxia_i2c_probe()
803 clk_disable_unprepare(idev->i2c_clk); in axxia_i2c_probe()
811 clk_disable_unprepare(idev->i2c_clk); in axxia_i2c_remove()
|
| D | i2c-cadence.c | 176 * @i2c_clk: Maximum I2C clock speed
200 unsigned int i2c_clk; member
738 msg_timeout = msecs_to_jiffies((1000 * msg->len * BITS_PER_BYTE) / id->i2c_clk); in cdns_i2c_process_msg()
1032 unsigned long fscl = id->i2c_clk; in cdns_i2c_setclk()
1079 unsigned long fscl = id->i2c_clk; in cdns_i2c_clk_notifier_cb()
1238 &id->i2c_clk); in cdns_i2c_probe()
1239 if (ret || (id->i2c_clk > I2C_MAX_FAST_MODE_FREQ)) in cdns_i2c_probe()
1240 id->i2c_clk = I2C_MAX_STANDARD_MODE_FREQ; in cdns_i2c_probe()
1251 dev_err(&pdev->dev, "invalid SCL clock: %u Hz\n", id->i2c_clk); in cdns_i2c_probe()
1277 id->i2c_clk / 1000, (unsigned long)r_mem->start, id->irq); in cdns_i2c_probe()
|
| D | i2c-nomadik.c | 351 u32 i2c_clk, div; in setup_i2c_controller() local
361 i2c_clk = clk_get_rate(dev->clk); in setup_i2c_controller()
375 ns = DIV_ROUND_UP_ULL(1000000000ULL, i2c_clk); in setup_i2c_controller()
409 brcr2 = (i2c_clk/(dev->clk_freq * div)) & 0xffff; in setup_i2c_controller()
423 brcr2 = i2c_clk / (I2C_MAX_STANDARD_MODE_FREQ * 2) & 0xffff; in setup_i2c_controller()
|
| /kernel/linux/linux-5.10/drivers/staging/nvec/ |
| D | nvec.c | 725 clk_prepare_enable(nvec->i2c_clk); in tegra_init_i2c_slave()
735 clk_set_rate(nvec->i2c_clk, 8 * 80000); in tegra_init_i2c_slave()
751 clk_disable_unprepare(nvec->i2c_clk); in nvec_disable_i2c_slave()
766 struct clk *i2c_clk; in tegra_nvec_probe() local
800 i2c_clk = devm_clk_get(dev, "div-clk"); in tegra_nvec_probe()
801 if (IS_ERR(i2c_clk)) { in tegra_nvec_probe()
813 nvec->i2c_clk = i2c_clk; in tegra_nvec_probe()
|
| D | nvec.h | 109 * @i2c_clk: The clock of the I2C device
139 struct clk *i2c_clk; member
|
| /kernel/linux/linux-6.6/drivers/staging/nvec/ |
| D | nvec.c | 726 clk_prepare_enable(nvec->i2c_clk); in tegra_init_i2c_slave()
736 clk_set_rate(nvec->i2c_clk, 8 * 80000); in tegra_init_i2c_slave()
752 clk_disable_unprepare(nvec->i2c_clk); in nvec_disable_i2c_slave()
767 struct clk *i2c_clk; in tegra_nvec_probe() local
801 i2c_clk = devm_clk_get(dev, "div-clk"); in tegra_nvec_probe()
802 if (IS_ERR(i2c_clk)) { in tegra_nvec_probe()
814 nvec->i2c_clk = i2c_clk; in tegra_nvec_probe()
|
| D | nvec.h | 109 * @i2c_clk: The clock of the I2C device
139 struct clk *i2c_clk; member
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/i2c/ |
| D | socionext,uniphier-fi2c.yaml | 53 clocks = <&i2c_clk>;
|
| D | socionext,uniphier-i2c.yaml | 53 clocks = <&i2c_clk>;
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/i2c/ |
| D | socionext,uniphier-i2c.yaml | 50 clocks = <&i2c_clk>;
|
| D | socionext,uniphier-fi2c.yaml | 50 clocks = <&i2c_clk>;
|
| /kernel/linux/linux-6.6/drivers/clk/tegra/ |
| D | clk-dfll.c | 272 struct clk *i2c_clk; member
407 ret = clk_enable(td->i2c_clk); in tegra_dfll_runtime_resume()
432 clk_disable(td->i2c_clk); in tegra_dfll_runtime_suspend()
1438 td->i2c_clk = devm_clk_get(td->dev, "i2c"); in dfll_init_clks()
1439 if (IS_ERR(td->i2c_clk)) { in dfll_init_clks()
1441 return PTR_ERR(td->i2c_clk); in dfll_init_clks()
1443 td->i2c_clk_rate = clk_get_rate(td->i2c_clk); in dfll_init_clks()
1483 ret = clk_prepare(td->i2c_clk); in dfll_init()
1485 dev_err(td->dev, "failed to prepare i2c_clk\n"); in dfll_init()
2101 clk_unprepare(td->i2c_clk); in tegra_dfll_unregister()
|
| /kernel/linux/linux-5.10/drivers/clk/tegra/ |
| D | clk-dfll.c | 272 struct clk *i2c_clk; member
406 ret = clk_enable(td->i2c_clk); in tegra_dfll_runtime_resume()
431 clk_disable(td->i2c_clk); in tegra_dfll_runtime_suspend()
1437 td->i2c_clk = devm_clk_get(td->dev, "i2c"); in dfll_init_clks()
1438 if (IS_ERR(td->i2c_clk)) { in dfll_init_clks()
1440 return PTR_ERR(td->i2c_clk); in dfll_init_clks()
1442 td->i2c_clk_rate = clk_get_rate(td->i2c_clk); in dfll_init_clks()
1481 ret = clk_prepare(td->i2c_clk); in dfll_init()
1483 dev_err(td->dev, "failed to prepare i2c_clk\n"); in dfll_init()
2087 clk_unprepare(td->i2c_clk); in tegra_dfll_unregister()
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/nxp/imx/ |
| D | imx6dl-qmx6.dtsi | 399 MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1 /* Q7[66] I2C_CLK */
406 MX6QDL_PAD_EIM_D21__GPIO3_IO21 0x1b0b0 /* Q7[66] I2C_CLK */
|