Home
last modified time | relevance | path

Searched +full:in +full:- +full:masks (Results 1 – 25 of 1050) sorted by relevance

12345678910>>...42

/kernel/linux/linux-6.6/lib/
Dgroup_cpus.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright (C) 2016-2017 Christoph Hellwig.
29 cpus_per_grp--; in grp_spread_init_one()
33 for (sibl = -1; cpus_per_grp > 0; ) { in grp_spread_init_one()
40 cpus_per_grp--; in grp_spread_init_one()
47 cpumask_var_t *masks; in alloc_node_to_cpumask() local
50 masks = kcalloc(nr_node_ids, sizeof(cpumask_var_t), GFP_KERNEL); in alloc_node_to_cpumask()
51 if (!masks) in alloc_node_to_cpumask()
55 if (!zalloc_cpumask_var(&masks[node], GFP_KERNEL)) in alloc_node_to_cpumask()
59 return masks; in alloc_node_to_cpumask()
[all …]
/kernel/linux/linux-5.10/kernel/irq/
Daffinity.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright (C) 2016-2017 Christoph Hellwig.
27 cpus_per_vec--; in irq_spread_init_one()
31 for (sibl = -1; cpus_per_vec > 0; ) { in irq_spread_init_one()
38 cpus_per_vec--; in irq_spread_init_one()
45 cpumask_var_t *masks; in alloc_node_to_cpumask() local
48 masks = kcalloc(nr_node_ids, sizeof(cpumask_var_t), GFP_KERNEL); in alloc_node_to_cpumask()
49 if (!masks) in alloc_node_to_cpumask()
53 if (!zalloc_cpumask_var(&masks[node], GFP_KERNEL)) in alloc_node_to_cpumask()
57 return masks; in alloc_node_to_cpumask()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dpp_cm.c6 * to deal in the Software without restriction, including without limitation
11 * The above copyright notice and this permission notice shall be included in
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
34 dpp->tf_regs->reg
37 dpp->base.ctx
41 dpp->tf_shift->field_name, dpp->tf_mask->field_name
50 // debug option: put CM in bypass mode in dpp3_enable_cm_block()
[all …]
Ddcn30_dwb_cm.c6 * to deal in the Software without restriction, including without limitation
11 * The above copyright notice and this permission notice shall be included in
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
37 dwbc30->dwbc_regs->reg
40 dwbc30->base.ctx
44 dwbc30->dwbc_shift->field_name, dwbc30->dwbc_mask->field_name
52 reg->shifts.field_region_start_base = dwbc30->dwbc_shift->DWB_OGAM_RAMA_EXP_REGION_START_BASE_B; in dwb3_get_reg_field_ogam()
[all …]
/kernel/linux/linux-6.6/drivers/usb/misc/
Dbrcmstb-usb-pinmap.c1 // SPDX-License-Identifier: GPL-2.0
64 val = gpiod_get_value(pin->gpiod); in sync_in_pin()
66 pinmap_set(pin->pdata->regs, pin->value_mask); in sync_in_pin()
68 pinmap_unset(pin->pdata->regs, pin->value_mask); in sync_in_pin()
83 pr_debug("%s: reg: 0x%x\n", __func__, readl(pdata->regs)); in brcmstb_usb_pinmap_ovr_isr()
84 pout = pdata->out_pins; in brcmstb_usb_pinmap_ovr_isr()
85 for (x = 0; x < pdata->out_count; x++) { in brcmstb_usb_pinmap_ovr_isr()
86 val = readl(pdata->regs); in brcmstb_usb_pinmap_ovr_isr()
87 if (val & pout->changed_mask) { in brcmstb_usb_pinmap_ovr_isr()
88 pinmap_set(pdata->regs, pout->clr_changed_mask); in brcmstb_usb_pinmap_ovr_isr()
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/usb/
Dbrcm,usb-pinmap.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/usb/brcm,usb-pinmap.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Al Cooper <alcooperx@gmail.com>
15 - const: brcm,usb-pinmap
22 description: Interrupt for signals mirrored to out-gpios.
24 in-gpios:
29 brcm,in-functions:
30 $ref: /schemas/types.yaml#/definitions/string-array
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dpp_cm.c6 * to deal in the Software without restriction, including without limitation
11 * The above copyright notice and this permission notice shall be included in
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
34 dpp->tf_regs->reg
37 dpp->base.ctx
41 dpp->tf_shift->field_name, dpp->tf_mask->field_name
50 // debug option: put CM in bypass mode in dpp3_enable_cm_block()
[all …]
Ddcn30_dwb_cm.c6 * to deal in the Software without restriction, including without limitation
11 * The above copyright notice and this permission notice shall be included in
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
37 dwbc30->dwbc_regs->reg
40 dwbc30->base.ctx
44 dwbc30->dwbc_shift->field_name, dwbc30->dwbc_mask->field_name
52 reg->shifts.field_region_start_base = dwbc30->dwbc_shift->DWB_OGAM_RAMA_EXP_REGION_START_BASE_B; in dwb3_get_reg_field_ogam()
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/intel/ixgb/
Dixgb_hw.h1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* Copyright(c) 1999 - 2008 Intel Corporation. */
75 #define IXGB_EEPROM_SIZE 64 /* Size in words */
81 #define MAX_NUMBER_OF_DESCRIPTORS 0xFFF8 /* 13 bits in RDLEN/TDLEN, 128B aligned */
92 #define IXGB_CTRL0 0x00000 /* Device Control Register 0 - RW */
93 #define IXGB_CTRL1 0x00008 /* Device Control Register 1 - RW */
94 #define IXGB_STATUS 0x00010 /* Device Status Register - RO */
95 #define IXGB_EECD 0x00018 /* EEPROM/Flash Control/Data Register - RW */
96 #define IXGB_MFS 0x00020 /* Maximum Frame Size - RW */
99 #define IXGB_ICR 0x00080 /* Interrupt Cause Read - R/clr */
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_dpp_cm.c6 * to deal in the Software without restriction, including without limitation
11 * The above copyright notice and this permission notice shall be included in
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
43 dpp->tf_regs->reg
46 dpp->base.ctx
50 dpp->tf_shift->field_name, dpp->tf_mask->field_name
118 gam_regs.shifts.csc_c11 = dpp->tf_shift->CM_GAMUT_REMAP_C11; in program_gamut_remap()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_dpp_cm.c6 * to deal in the Software without restriction, including without limitation
11 * The above copyright notice and this permission notice shall be included in
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
43 dpp->tf_regs->reg
46 dpp->base.ctx
50 dpp->tf_shift->field_name, dpp->tf_mask->field_name
118 gam_regs.shifts.csc_c11 = dpp->tf_shift->CM_GAMUT_REMAP_C11; in program_gamut_remap()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce/
Ddce_i2c_hw.c6 * to deal in the Software without restriction, including without limitation
11 * The above copyright notice and this permission notice shall be included in
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
35 dce_i2c_hw->ctx
37 dce_i2c_hw->regs->reg
41 dce_i2c_hw->shifts->field_name, dce_i2c_hw->masks->field_name
59 DC_I2C_TRANSACTION_COUNT, dce_i2c_hw->transaction_count - 1); in execute_transaction()
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce/
Ddce_i2c_hw.c6 * to deal in the Software without restriction, including without limitation
11 * The above copyright notice and this permission notice shall be included in
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
35 dce_i2c_hw->ctx
37 dce_i2c_hw->regs->reg
41 dce_i2c_hw->shifts->field_name, dce_i2c_hw->masks->field_name
59 DC_I2C_TRANSACTION_COUNT, dce_i2c_hw->transaction_count - 1); in execute_transaction()
[all …]
/kernel/linux/linux-6.6/drivers/net/dsa/microchip/
Dksz8795.c1 // SPDX-License-Identifier: GPL-2.0
16 #include <linux/platform_data/microchip-ksz.h>
47 regs = dev->info->regs; in ksz8_ind_write8()
49 mutex_lock(&dev->alu_mutex); in ksz8_ind_write8()
56 mutex_unlock(&dev->alu_mutex); in ksz8_ind_write8()
113 if (!dsa_is_cpu_port(dev->ds, port)) in ksz8_change_mtu()
118 switch (dev->chip_id) { in ksz8_change_mtu()
127 return -EOPNOTSUPP; in ksz8_change_mtu()
165 const u32 *masks; in ksz8_r_mib_cnt() local
172 masks = dev->info->masks; in ksz8_r_mib_cnt()
[all …]
/kernel/linux/linux-6.6/drivers/net/ethernet/intel/ice/
Dice_flex_pipe.c1 // SPDX-License-Identifier: GPL-2.0
77 * ice_sect_id - returns section ID
90 * ice_hw_ptype_ena - check if the PTYPE is enabled or not
97 test_bit(ptype, hw->hw_ptype); in ice_hw_ptype_ena()
112 * ice_gen_key_word - generate 16-bits of a key/mask word
120 * This function generates 16-bits from a 8-bit value, an 8-bit don't care mask
121 * and an 8-bit never match mask. The 16-bits of output are divided into 8 bits
133 * ------------------------------
143 /* 'dont_care' and 'nvr_mtch' masks cannot overlap */ in ice_gen_key_word()
145 return -EIO; in ice_gen_key_word()
[all …]
/kernel/linux/linux-5.10/sound/ppc/
Dawacs.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
25 unsigned byteswap; /* Data is little-endian if 1 */
29 /* Audio Bit Masks */
32 /* Audio Control Reg Bit Masks */
33 /* ----- ------- --- --- ----- */
43 /* Audio Codec Control Reg Bit Masks */
44 /* ----- ----- ------- --- --- ----- */
47 #define MASK_EXMODEADDR (0x3ff << 12) /* Extended Mode Address -- 10 bits */
48 #define MASK_EXMODEDATA (0xfff) /* Extended Mode Data -- 12 bits */
50 /* Audio Codec Control Address Values / Masks */
[all …]
/kernel/linux/linux-6.6/sound/ppc/
Dawacs.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
25 unsigned byteswap; /* Data is little-endian if 1 */
29 /* Audio Bit Masks */
32 /* Audio Control Reg Bit Masks */
33 /* ----- ------- --- --- ----- */
43 /* Audio Codec Control Reg Bit Masks */
44 /* ----- ----- ------- --- --- ----- */
47 #define MASK_EXMODEADDR (0x3ff << 12) /* Extended Mode Address -- 10 bits */
48 #define MASK_EXMODEDATA (0xfff) /* Extended Mode Data -- 12 bits */
50 /* Audio Codec Control Address Values / Masks */
[all …]
/kernel/linux/linux-6.6/arch/arm/mach-s3c/
Dwakeup-mask.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Copyright 2010 Ben Dooks <ben-linux@fluff.org>
15 * struct samsung_wakeup_mask - wakeup mask information
25 * samsung_sync_wakemask - sync wakeup mask information for pm
27 * @masks: The list of masks to use.
28 * @nr_masks: The number of entries pointed to buy @masks.
31 * of interrupts and control bits in @masks. We do this at suspend time
36 const struct samsung_wakeup_mask *masks,
/kernel/linux/linux-5.10/arch/arm/mach-s3c/
Dwakeup-mask.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Copyright 2010 Ben Dooks <ben-linux@fluff.org>
15 * struct samsung_wakeup_mask - wakeup mask information
25 * samsung_sync_wakemask - sync wakeup mask information for pm
27 * @masks: The list of masks to use.
28 * @nr_masks: The number of entries pointed to buy @masks.
31 * of interrupts and control bits in @masks. We do this at suspend time
36 const struct samsung_wakeup_mask *masks,
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/sound/
Dtdm-slot.txt6 dai-tdm-slot-num : Number of slots in use.
7 dai-tdm-slot-width : Width in bits for each slot.
8 dai-tdm-slot-tx-mask : Transmit direction slot mask, optional
9 dai-tdm-slot-rx-mask : Receive direction slot mask, optional
12 dai-tdm-slot-num = <2>;
13 dai-tdm-slot-width = <8>;
14 dai-tdm-slot-tx-mask = <0 1>;
15 dai-tdm-slot-rx-mask = <1 0>;
20 tx and rx masks.
22 For snd_soc_of_xlate_tdm_slot_mask(), the tx and rx masks will use a 1 bit
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/sound/
Dtdm-slot.txt6 dai-tdm-slot-num : Number of slots in use.
7 dai-tdm-slot-width : Width in bits for each slot.
8 dai-tdm-slot-tx-mask : Transmit direction slot mask, optional
9 dai-tdm-slot-rx-mask : Receive direction slot mask, optional
12 dai-tdm-slot-num = <2>;
13 dai-tdm-slot-width = <8>;
14 dai-tdm-slot-tx-mask = <0 1>;
15 dai-tdm-slot-rx-mask = <1 0>;
20 tx and rx masks.
22 For snd_soc_of_xlate_tdm_slot_mask(), the tx and rx masks will use a 1 bit
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/xilinx/
Dxilinx_axienet.h1 /* SPDX-License-Identifier: GPL-2.0 */
6 * Copyright (c) 2010 - 2012 Xilinx, Inc. All rights reserved.
147 #define XAE_IFGP_OFFSET 0x00000008 /* Tx Inter-frame gap adjustment*/
179 /* Bit Masks for Axi Ethernet RAF register */
198 /* Bit Masks for Axi Ethernet TPF and IFGP registers */
200 /* Transmit inter-frame gap adjustment value */
203 /* Bit Masks for Axi Ethernet IS, IE and IP registers, Same masks apply
223 /* Bit masks for Axi Ethernet VLAN TPID Word 0 register */
227 /* Bit masks for Axi Ethernet VLAN TPID Word 1 register */
231 /* Bit masks for Axi Ethernet RCW1 register */
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_mpc.c2 * Copyright 2012-15 Advanced Micro Devices, Inc.
6 * to deal in the Software without restriction, including without limitation
11 * The above copyright notice and this permission notice shall be included in
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
34 mpc20->mpc_regs->reg
40 mpc20->base.ctx
44 mpc20->mpc_shift->field_name, mpc20->mpc_mask->field_name
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_mpc.c2 * Copyright 2012-15 Advanced Micro Devices, Inc.
6 * to deal in the Software without restriction, including without limitation
11 * The above copyright notice and this permission notice shall be included in
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
34 mpc20->mpc_regs->reg
40 mpc20->base.ctx
44 mpc20->mpc_shift->field_name, mpc20->mpc_mask->field_name
[all …]
/kernel/linux/linux-6.6/drivers/net/ethernet/ezchip/
Dnps_enet.h1 /* SPDX-License-Identifier: GPL-2.0-only */
35 /* Tx control register masks and shifts */
43 /* Rx control register masks and shifts */
53 /* Interrupt enable for data buffer events register masks and shifts */
59 /* Gbps Eth MAC Configuration 0 register masks and shifts */
93 /* Gbps Eth MAC Configuration 1 register masks and shifts */
103 /* Gbps Eth MAC Configuration 2 register masks and shifts */
119 /* Gbps Eth MAC Configuration 3 register masks and shifts */
141 /* GE MAC, PCS reset control register masks and shifts */
147 /* Tx phase sync FIFO control register masks and shifts */
[all …]

12345678910>>...42