Home
last modified time | relevance | path

Searched +full:intel +full:- +full:whl +full:- +full:test (Results 1 – 9 of 9) sorted by relevance

/third_party/mesa3d/src/intel/ci/
Dgitlab-ci-inc.yml1 .intel-common-rules:
2 stage: intel
4 - changes: &intel_common_file_list
5 - src/intel/*
6 - src/intel/blorp/**/*
7 - src/intel/common/**/*
8 - src/intel/compiler/**/*
9 - src/intel/dev/**/*
10 - src/intel/ds/**/*
11 - src/intel/genxml/**/*
[all …]
/third_party/mesa3d/src/intel/dev/
Dmeson.build1 # Copyright © 2017 Intel Corporation
2 # SPDX-License-Identifier: MIT
60 test('intel_device_info_test',
67 suite : ['intel'],
71 if with_tests and with_tools.contains('drm-shim') and with_tools.contains('intel')
75 [ 90, ['skl', 'kbl', 'aml', 'cml', 'whl', 'bxt', 'glk'] ],
90 test('intel_device_info_override_test_@0@'.format(p),
96 'STRACEDIR=meson-logs/strace/intel_device_info_override_test_@0@'.format(p),
98 suite : ['intel'],
/third_party/mesa3d/docs/relnotes/
D22.0.0.rst1 Mesa 22.0.0 Release Notes / 2022-03-09
20 ---------------
24 e6c41928b5b9917485bd67cec22d15e62cad7a358bf4c711a647979987601250 mesa-22.0.0.tar.xz
28 ------------
30 - lavapipe,radv,anv KHR_dynamic_rendering
31 - radv EXT_image_view_min_lod
32 - VK_KHR_synchronization2 on RADV.
33 - OpenSWR has been moved to the Amber branch
34 - radeonsi, zink ARB_sparse_texture
35 - d3d12 GLES3.1 (shader storage buffers, images, compute, indirect draw, draw params, ARB_framebuff…
[all …]
D19.3.0.rst1 Mesa 19.3.0 Release Notes / 2019-12-12
21 ---------------
25 5fa0e4e9dca79560f6882e362f9db36d81cf96da16cf6a84e0ada7466a99a5d7 mesa-19.3.0.tar.xz
28 ------------
30 - GL_ARB_gl_spirv on i965, iris.
31 - GL_ARB_spirv_extensions on i965, iris.
32 - GL_EXT_demote_to_helper_invocation on iris, i965.
33 - OpenGL 4.6 on i965, iris.
34 - EGL_EXT_image_flush_external
35 - VK_ANDROID_external_memory_android_hardware_buffer on RADV.
[all …]
D24.3.0.rst1 Mesa 24.3.0 Release Notes / 2024-11-21
20 -------------
24 SHA256: 97813fe65028ef21b4d4e54164563059e8408d8fee3489a2323468d198bf2efc mesa-24.3.0.tar.xz
25 …821e68d7a8c37a07871d097ab17555f41a4fe716f0de7df95ad7d452b1ed57db6527838eb839ba4 mesa-24.3.0.tar.xz
29 ------------
31 - Expose Vulkan 1.3 on v3dv, both rpi4 and rpi5
32 - VK_EXT_descriptor_buffer on nvk
33 - VK_EXT_post_depth_coverage on nvk
34 - VK_KHR_video_maintenance1 on radv
35 - VK_EXT_legacy_vertex_attributes on nvk
[all …]
D23.3.0.rst1 Mesa 23.3.0 Release Notes / 2023-11-29
20 ---------------
24 50f729dd60ed6335b989095baad81ef5edf7cfdd4b4b48b9b955917cb07d69c5 mesa-23.3.0.tar.xz
28 -----------
29 - NVK: A Vulkan driver for Nvidia hardware
32 ------------
33 - VK_EXT_pipeline_robustness on ANV
34 - VK_KHR_maintenance5 on RADV
35 - OpenGL ES 3.1 on Asahi
36 - GL_ARB_compute_shader on Asahi
[all …]
/third_party/mesa3d/
Ddependency_inputs.gni25 "./include/drm-uapi/xe_drm.h",
26 "./include/drm-uapi/etnaviv_drm.h",
27 "./include/drm-uapi/virtgpu_drm.h",
28 "./include/drm-uapi/vc4_drm.h",
29 "./include/drm-uapi/dma-buf.h",
30 "./include/drm-uapi/panthor_drm.h",
31 "./include/drm-uapi/drm_fourcc.h",
32 "./include/drm-uapi/radeon_drm.h",
33 "./include/drm-uapi/i915_drm.h",
34 "./include/drm-uapi/pvr_drm.h",
[all …]
/third_party/rust/crates/regex/tests/
Dcrates_regex.rs2 // on 2018-06-20 09:56:32.820354.
4 // autoshutdown-0.1.0: r"\s*(\d+)(\w)\s*"
7 // epub-1.1.1: r"/"
10 // rpi-info-0.2.0: "^Revision\t+: ([0-9a-fA-F]+)"
11 consistent!(rpi_info_0, "^Revision\t+: ([0-9a-fA-F]+)");
13 // rpi-info-0.2.0: "Serial\t+: ([0-9a-fA-F]+)"
14 consistent!(rpi_info_1, "Serial\t+: ([0-9a-fA-F]+)");
16 // pnet_macros-0.21.0: r"^u([0-9]+)(be|le|he)?$"
17 consistent!(pnet_macros_0, r"^u([0-9]+)(be|le|he)?$");
19 // iban_validate-1.0.3: r"^[A-Z]{2}\d{2}[A-Z\d]{1,30}$"
[all …]
/third_party/mesa3d/src/intel/compiler/
Dtest_eu_validate.cpp2 * Copyright © 2016 Intel Corporation
40 { "whl", },
111 struct disasm_info *disasm = disasm_initialize(p->isa, NULL); in validate()
115 disasm_new_inst_group(disasm, p->next_insn_offset); in validate()
118 bool ret = brw_validate_instructions(p->isa, p->store, 0, in validate()
119 p->next_insn_offset, disasm); in validate()
122 dump_assembly(p->store, 0, p->next_insn_offset, disasm, NULL); in validate()
129 #define last_inst (&p->store[p->nr_insn - 1])
138 p->next_insn_offset = 0; in clear_instructions()
139 p->nr_insn = 0; in clear_instructions()
[all …]