Searched full:mixed (Results 1 – 25 of 784) sorted by relevance
12345678910>>...32
7 * This is a test that ensures that non-mixed-width vCPUs (all 64bit vCPUs8 * or all 32bit vcPUs) can be configured and mixed-width vCPUs cannot be72 * configured, and two mixed-width vCPUs cannot be configured.110 /* Test with mixed-width vCPUs */ in main()115 "Configuring mixed-width vCPUs worked unexpectedly"); in main()118 "Configuring mixed-width vCPUs worked unexpectedly"); in main()
18 * first data is being mixed to mixout module. When data is not mixed22 * during transition from RUNNING to PAUSED. When data is not mixed24 * When first data is mixed then value "0"is reported.
25 * qspinlock also heavily relies on mixed size atomic operations, in specific30 * Further reading on mixed size atomics that might be relevant:32 * http://www.cl.cam.ac.uk/~pes20/popl17/mixed-size.pdf
65 Note: All the cpus on the system must have mixed endian support at EL066 for this feature to be enabled. If a new CPU - which doesn't support mixed
38 #define IPIC_SMPRR_A 0x30 /* System Mixed Interrupt group A Priority Register */39 #define IPIC_SMPRR_B 0x34 /* System Mixed Interrupt group B Priority Register */
43 into 21h (headphone jack on my machine). Mixed signal respects the mute48 into 14h (internal speaker on my machine). Mixed signal **ignores** the mute102 then amplified and mixed into both the headphones and the speakers. Not only
39 - mode 2 : single ended and differential mixed61 - 2 = single ended and differential mixed
1 # mixed key and subkeys with braces
3 # mixed key value can be overridden
3 # -Wno-declaration-after-statement: The python headers have mixed code with declarations (decls aft…
74 * - Mixed-endian76 * - Mixed-endian at EL0 only
9 * This is useful for systems with mixed controllable and
41 # It is forbidden in mlxsw driver to have mixed-bound66 check_fail $? "Incorrect success to add drop rule to mixed bound block"116 check_fail $? "Incorrect success to add redirect rule to mixed bound block"
38 # It is forbidden in mlxsw driver to have mixed-bound63 check_fail $? "Incorrect success to add drop rule to mixed bound block"113 check_fail $? "Incorrect success to add redirect rule to mixed bound block"
5 bool "ST-Ericsson ABx500 family Mixed Signal Circuit gpio functions"
29 * ARMv6+ -mbig-endian generates mixed endianness code vs data: little-endian50 * data endianness will be mixed before the linker is invoked. So rather
4 specific big-endian or mixed-endian memory access pattern.
13 The ARTPEC-6 has a system controller with mixed functions controlling DMA, PCIe
8 # -Wno-declaration-after-statement: The python headers have mixed code with declarations (decls aft…