Home
last modified time | relevance | path

Searched +full:mpm +full:- +full:pin +full:- +full:map (Results 1 – 9 of 9) sorted by relevance

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/interrupt-controller/
Dqcom,mpm.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/qcom,mpm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcom MPM Interrupt Controller
10 - Shawn Guo <shawn.guo@linaro.org>
14 MSM Power Manager (MPM) that is in always-on domain. In addition to managing
21 - $ref: /schemas/interrupt-controller.yaml#
26 - const: qcom,mpm
43 interrupt-controller: true
[all …]
/kernel/linux/linux-6.6/drivers/irqchip/
Dirq-qcom-mpm.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * Copyright (c) 2010-2020, The Linux Foundation. All rights reserved.
25 * This is the driver for Qualcomm MPM (MSM Power Manager) interrupt controller,
27 * Sitting in always-on domain, MPM monitors the wakeup interrupts when SoC is
29 * doesn't directly access physical MPM registers though. Instead, the access
36 * ownership and dump vMPM into physical MPM registers. On wakeup, AP is woken
37 * up by a MPM pin/interrupt, and RPM will copy STATUS registers into vMPM.
40 * vMPM register map:
43 * +--------------------------------+
45 * +--------------------------------+
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
121 tristate "Broadcom STB 7038-style L1/L2 interrupt controller driver"
129 tristate "Broadcom STB 7120-style L2 interrupt controller driver"
211 bool "J-Core integrated AIC" if COMPILE_TEST
215 Support for the J-Core integrated AIC.
222 bool "Renesas INTC External IRQ Pin Support" if COMPILE_TEST
226 interrupt pins, as found on SH/R-Mobile and R-Car Gen1 SoCs.
229 bool "Renesas R-Mobile APE6, R-Car Gen{2,3} and RZ/G{1,2} IRQC support" if COMPILE_TEST
234 devices, as found on R-Mobile APE6, R-Car Gen{2,3} and RZ/G{1,2} SoCs.
284 tristate "TS-4800 IRQ controller"
[all …]
/kernel/linux/linux-5.10/drivers/pinctrl/qcom/
Dpinctrl-msm.h1 /* SPDX-License-Identifier: GPL-2.0-only */
11 * struct msm_function - a pinmux function
23 * struct msm_pingroup - Qualcomm pingroup definition
97 * struct msm_gpio_wakeirq_map - Map of GPIOs and their wakeup pins
99 * @wakeirq: The interrupt at the always-on interrupt controller
107 * struct msm_pinctrl_soc_data - Qualcomm pin controller driver configuration
108 * @pins: An array describing all pins the pin controller affects.
112 * @groups: An array describing all pin groups the pin SoC supports.
116 * @wakeirq_map: The map of wakeup capable GPIOs and the pin at PDC/MPM
/kernel/linux/linux-6.6/drivers/pinctrl/qcom/
Dpinctrl-msm.h1 /* SPDX-License-Identifier: GPL-2.0-only */
38 * struct msm_pingroup - Qualcomm pingroup definition
39 * @grp: Generic data of the pin group (name and pins)
113 * struct msm_gpio_wakeirq_map - Map of GPIOs and their wakeup pins
115 * @wakeirq: The interrupt at the always-on interrupt controller
123 * struct msm_pinctrl_soc_data - Qualcomm pin controller driver configuration
124 * @pins: An array describing all pins the pin controller affects.
128 * @groups: An array describing all pin groups the pin SoC supports.
132 * @wakeirq_map: The map of wakeup capable GPIOs and the pin at PDC/MPM
138 * @egpio_func: If non-zero then this SoC supports eGPIO. Even though in
[all …]
/kernel/linux/linux-6.6/arch/arm64/boot/dts/qcom/
Dsm6375.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
6 #include <dt-bindings/clock/qcom,rpmcc.h>
7 #include <dt-bindings/clock/qcom,sm6375-gcc.h>
8 #include <dt-bindings/clock/qcom,sm6375-gpucc.h>
9 #include <dt-bindings/dma/qcom-gpi.h>
10 #include <dt-bindings/firmware/qcom,scm.h>
11 #include <dt-bindings/interconnect/qcom,osm-l3.h>
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #include <dt-bindings/mailbox/qcom-ipcc.h>
14 #include <dt-bindings/power/qcom-rpmpd.h>
[all …]
/kernel/linux/linux-6.6/
DCREDITS1 This is at least a partial credits-file of people that have
4 scripts. The fields are: name (N), email (E), web-address
6 snail-mail address (S).
10 ----------
13 E: mpm@selenic.com
25 D: Samsung pin controller driver
51 D: in-kernel DRM Maintainer
71 E: tim_alpaerts@toyota-motor-europe.com
75 S: B-2610 Wilrijk-Antwerpen
80 W: http://www-stu.christs.cam.ac.uk/~aia21/
[all …]
/kernel/linux/linux-5.10/
DCREDITS1 This is at least a partial credits-file of people that have
4 scripts. The fields are: name (N), email (E), web-address
6 snail-mail address (S).
10 ----------
13 E: mpm@selenic.com
25 D: Samsung pin controller driver
51 D: in-kernel DRM Maintainer
71 E: tim_alpaerts@toyota-motor-europe.com
75 S: B-2610 Wilrijk-Antwerpen
80 W: http://www-stu.christs.cam.ac.uk/~aia21/
[all …]
DMAINTAINERS9 -------------------------
30 ``diff -u`` to make the patch easy to merge. Be prepared to get your
40 See Documentation/process/coding-style.rst for guidance here.
46 See Documentation/process/submitting-patches.rst for details.
57 include a Signed-off-by: line. The current version of this
59 Documentation/process/submitting-patches.rst.
70 that the bug would present a short-term risk to other users if it
76 Documentation/admin-guide/security-bugs.rst for details.
81 ---------------------------------------------------
97 W: *Web-page* with status/info
[all …]