Home
last modified time | relevance | path

Searched +full:multi +full:- +full:phase (Results 1 – 25 of 356) sorted by relevance

12345678910>>...15

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/
Dtrivial-devices.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/trivial-devices.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Rob Herring <robh@kernel.org>
27 spi-max-frequency: true
31 - enum:
33 - acbel,fsg032
34 … # SMBus/I2C Digital Temperature Sensor in 6-Pin SOT with SMBus Alert and Over Temperature Pin
35 - ad,ad7414
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/seeq/
Dsgiseeq.h1 /* SPDX-License-Identifier: GPL-2.0 */
77 #define SEEQ_TCMD_RB1 0x20 /* Register bank one w/multi-cast low byte */
78 #define SEEQ_TCMD_RB2 0x40 /* Register bank two w/multi-cast high byte */
89 #define SEEQ_HPIO_P1BITS 0x00000001 /* cycles to stay in P1 phase for PIO */
90 #define SEEQ_HPIO_P2BITS 0x00000060 /* cycles to stay in P2 phase for PIO */
91 #define SEEQ_HPIO_P3BITS 0x00000100 /* cycles to stay in P3 phase for PIO */
92 #define SEEQ_HDMA_D1BITS 0x00000006 /* cycles to stay in D1 phase for DMA */
93 #define SEEQ_HDMA_D2BITS 0x00000020 /* cycles to stay in D2 phase for DMA */
94 #define SEEQ_HDMA_D3BITS 0x00000000 /* cycles to stay in D3 phase for DMA */
99 #define SEEQ_HCTL_IPG 0x00001000 /* Inter-packet gap */
[all …]
/kernel/linux/linux-6.6/drivers/net/ethernet/seeq/
Dsgiseeq.h1 /* SPDX-License-Identifier: GPL-2.0 */
77 #define SEEQ_TCMD_RB1 0x20 /* Register bank one w/multi-cast low byte */
78 #define SEEQ_TCMD_RB2 0x40 /* Register bank two w/multi-cast high byte */
89 #define SEEQ_HPIO_P1BITS 0x00000001 /* cycles to stay in P1 phase for PIO */
90 #define SEEQ_HPIO_P2BITS 0x00000060 /* cycles to stay in P2 phase for PIO */
91 #define SEEQ_HPIO_P3BITS 0x00000100 /* cycles to stay in P3 phase for PIO */
92 #define SEEQ_HDMA_D1BITS 0x00000006 /* cycles to stay in D1 phase for DMA */
93 #define SEEQ_HDMA_D2BITS 0x00000020 /* cycles to stay in D2 phase for DMA */
94 #define SEEQ_HDMA_D3BITS 0x00000000 /* cycles to stay in D3 phase for DMA */
99 #define SEEQ_HCTL_IPG 0x00001000 /* Inter-packet gap */
[all …]
/kernel/linux/linux-6.6/Documentation/hwmon/
Dmp2888.rst1 .. SPDX-License-Identifier: GPL-2.0
17 -----------
20 vendor dual-loop, digital, multi-phase controller MP2888.
24 - One power rail.
25 - Programmable Multi-Phase up to 10 Phases.
26 - PWM-VID Interface
27 - One pages 0 for telemetry.
28 - Programmable pins for PMBus Address.
29 - Built-In EEPROM to Store Custom Configurations.
33 - PMBus rev 1.3 interface.
[all …]
Dmp2975.rst1 .. SPDX-License-Identifier: GPL-2.0
17 -----------
20 vendor dual-loop, digital, multi-phase controller MP2975.
24 - Supports up to two power rail.
25 - Provides 8 pulse-width modulations (PWMs), and can be configured up
26 to 8-phase operation for rail 1 and up to 4-phase operation for rail
28 - Supports two pages 0 and 1 for telemetry and also pages 2 and 3 for
30 - Can configured VOUT readout in direct or VID format and allows
32 protocols are available: VR13 mode with 5-mV DAC; VR13 mode with
33 10-mV DAC, IMVP9 mode with 5-mV DAC.
[all …]
Dtps53679.rst10 Addresses scanned: -
18 Addresses scanned: -
26 Addresses scanned: -
34 Addresses scanned: -
42 Addresses scanned: -
50 Addresses scanned: -
57 Guenter Roeck <linux@roeck-us.net>
61 -----------
63 Chips in this series are multi-phase step-down converters with one or two
68 -----------
[all …]
Dir36021.rst1 .. SPDX-License-Identifier: GPL-2.0
11 Addresses scanned: -
17 - Chris Packham <chris.packham@alliedtelesis.co.nz>
20 -----------
22 The IR36021 is a dual-loop digital multi-phase buck controller designed for
26 -----------
32 ----------------
41 curr2_alarm Output over-current alarm
45 in1_alarm Input under-voltage alarm
49 in2_alarm Output over-voltage alarm
[all …]
/kernel/linux/linux-5.10/drivers/spi/
Dspi-s3c24xx-regs.h1 /* SPDX-License-Identifier: GPL-2.0 */
21 #define S3C2410_SPCON_CPHA_FMTB (1 << 1) /* Clock Phase Select */
22 #define S3C2410_SPCON_CPHA_FMTA (0 << 1) /* Clock Phase Select */
27 #define S3C2410_SPSTA_MULD (1 << 1) /* Multi Master Error */
33 #define S3C2410_SPPIN_ENMUL (1 << 2) /* Multi Master Error detect */
/kernel/linux/linux-6.6/drivers/regulator/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
38 managed regulators and simple non-configurable regulators.
65 They provide two I2C-controlled DC/DC step-down converters with
85 tristate "Active-semi act8865 voltage regulator"
90 This driver controls a active-semi act8865 voltage output
94 tristate "Active-semi ACT8945A voltage regulator"
97 This driver controls a active-semi ACT8945A voltage regulator
98 via I2C bus. The ACT8945A features three step-down DC/DC converters
99 and four low-dropout linear regulators, along with a ActivePath
110 tristate "Freescale i.MX on-chip ANATOP LDO regulators"
[all …]
/kernel/linux/linux-6.6/tools/power/pm-graph/
Dsleepgraph.83 sleepgraph \- Suspend/Resume timing analysis
21 Generates output files in subdirectory: suspend-yymmdd-HHMMSS
27 \fB-h\fR
30 \fB-v\fR
33 \fB-verbose\fR
36 \fB-config \fIfile\fR
39 \fB-m \fImode\fR
42 \fB-o \fIname\fR
46 e.g. suspend-{hostname}-{date}-{time}
48 \fB-rtcwake \fIt\fR | off
[all …]
/kernel/linux/linux-5.10/tools/power/pm-graph/
Dsleepgraph.83 sleepgraph \- Suspend/Resume timing analysis
21 Generates output files in subdirectory: suspend-yymmdd-HHMMSS
27 \fB-h\fR
30 \fB-v\fR
33 \fB-verbose\fR
36 \fB-config \fIfile\fR
39 \fB-m \fImode\fR
42 \fB-o \fIname\fR
46 e.g. suspend-{hostname}-{date}-{time}
48 \fB-rtcwake \fIt\fR | off
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/iio/dac/
Dad5755.txt1 * Analog Devices AD5755 IIO Multi-Channel DAC Linux Driver
4 - compatible: Has to contain one of the following:
6 adi,ad5755-1
11 - reg: spi chip select number for the device
12 - spi-cpha or spi-cpol: is the only modes that is supported
15 - spi-max-frequency: Definition as per
16 Documentation/devicetree/bindings/spi/spi-bus.txt
19 See include/dt-bindings/iio/ad5755.h
20 - adi,ext-dc-dc-compenstation-resistor: boolean set if the hardware have an
23 - adi,dc-dc-phase:
[all …]
/kernel/linux/linux-5.10/Documentation/hwmon/
Dmp2975.rst1 .. SPDX-License-Identifier: GPL-2.0
17 -----------
20 vendor dual-loop, digital, multi-phase controller MP2975.
24 - Supports up to two power rail.
25 - Provides 8 pulse-width modulations (PWMs), and can be configured up
26 to 8-phase operation for rail 1 and up to 4-phase operation for rail
28 - Supports two pages 0 and 1 for telemetry and also pages 2 and 3 for
30 - Can configured VOUT readout in direct or VID format and allows
32 protocols are available: VR13 mode with 5-mV DAC; VR13 mode with
33 10-mV DAC, IMVP9 mode with 5-mV DAC.
[all …]
Dtps53679.rst10 Addresses scanned: -
18 Addresses scanned: -
26 Addresses scanned: -
34 Addresses scanned: -
42 Addresses scanned: -
49 Guenter Roeck <linux@roeck-us.net>
53 -----------
55 Chips in this series are multi-phase step-down converters with one or two
60 -----------
69 # echo tps53681 0x60 > /sys/bus/i2c/devices/i2c-1/new_device
[all …]
/kernel/linux/linux-5.10/drivers/hwmon/pmbus/
Dtps53679.c1 // SPDX-License-Identifier: GPL-2.0-or-later
24 #define TPS53679_PROT_VR12_5MV 0x01 /* VR12.0 mode, 5-mV DAC */
25 #define TPS53679_PROT_VR12_5_10MV 0x02 /* VR12.5 mode, 10-mV DAC */
26 #define TPS53679_PROT_VR13_10MV 0x04 /* VR13.0 mode, 10-mV DAC */
27 #define TPS53679_PROT_IMVP8_5MV 0x05 /* IMVP8 mode, 5-mV DAC */
28 #define TPS53679_PROT_VR13_5MV 0x07 /* VR13.0 mode, 5-mV DAC */
45 for (i = 0; i < info->pages; i++) { in tps53679_identify_mode()
56 info->vrm_version[i] = vr13; in tps53679_identify_mode()
61 info->vrm_version[i] = vr12; in tps53679_identify_mode()
64 return -EINVAL; in tps53679_identify_mode()
[all …]
Dxdpe12284.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Hardware monitoring driver for Infineon Multi-phase Digital VR Controllers
15 #define XDPE122_PROT_VR12_5MV 0x01 /* VR12.0 mode, 5-mV DAC */
16 #define XDPE122_PROT_VR12_5_10MV 0x02 /* VR12.5 mode, 10-mV DAC */
17 #define XDPE122_PROT_IMVP9_10MV 0x03 /* IMVP9 mode, 10-mV DAC */
22 int phase, int reg) in xdpe122_read_word_data() argument
33 ret = pmbus_read_word_data(client, page, phase, reg); in xdpe122_read_word_data()
44 val >>= -exponent; in xdpe122_read_word_data()
47 switch (info->vrm_version[page]) { in xdpe122_read_word_data()
50 return 1 + DIV_ROUND_CLOSEST(val - 500, 10); in xdpe122_read_word_data()
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/regulator/
Ddlg,da9121.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Adam Ward <Adam.Ward.opensource@diasemi.com>
13 Dialog Semiconductor DA9121 Single-channel 10A double-phase buck converter
14 Dialog Semiconductor DA9122 Double-channel 5A single-phase buck converter
15 Dialog Semiconductor DA9220 Double-channel 3A single-phase buck converter
16 Dialog Semiconductor DA9217 Single-channel 6A double-phase buck converter
17 Dialog Semiconductor DA9130 Single-channel 10A double-phase buck converter
18 Dialog Semiconductor DA9131 Double-channel 5A single-phase buck converter
[all …]
Dda9210.txt1 * Dialog Semiconductor DA9210 Multi-phase 12A DCDC BUCK Converter
5 - compatible: must be "dlg,da9210"
6 - reg: the i2c slave address of the regulator. It should be 0x68.
10 - interrupts: a reference to the DA9210 interrupt, if available.
21 interrupt-parent = <...>;
24 regulator-min-microvolt = <300000>;
25 regulator-max-microvolt = <1570000>;
26 regulator-min-microamp = <1600000>;
27 regulator-max-microamp = <4600000>;
28 regulator-boot-on;
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/regulator/
Dda9210.txt1 * Dialog Semiconductor DA9210 Multi-phase 12A DCDC BUCK Converter
5 - compatible: must be "dlg,da9210"
6 - reg: the i2c slave address of the regulator. It should be 0x68.
10 - interrupts: a reference to the DA9210 interrupt, if available.
21 interrupt-parent = <...>;
24 regulator-min-microvolt = <300000>;
25 regulator-max-microvolt = <1570000>;
26 regulator-min-microamp = <1600000>;
27 regulator-max-microamp = <4600000>;
28 regulator-boot-on;
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/iio/dac/
Dadi,ad5755.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Analog Devices AD5755 Multi-Channel DAC
10 - Sean Nyekjaer <sean.nyekjaer@prevas.dk>
15 - adi,ad5755
16 - adi,ad5755-1
17 - adi,ad5757
18 - adi,ad5735
19 - adi,ad5737
[all …]
/kernel/linux/linux-6.6/drivers/hwmon/pmbus/
Dmp2888.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Hardware monitoring driver for MPS Multi-phase Digital VR Controllers
46 return -ENODATA; in mp2888_read_byte_data()
57 * , bits 0-2. The value is selected as below: in mp2888_current_sense_gain_and_resolution_get()
58 * 00b - 5µA/A, 01b - 8.5µA/A, 10b - 9.7µA/A, 11b - 10µA/A. Other in mp2888_current_sense_gain_and_resolution_get()
67 data->curr_sense_gain = 85; in mp2888_current_sense_gain_and_resolution_get()
70 data->curr_sense_gain = 97; in mp2888_current_sense_gain_and_resolution_get()
73 data->curr_sense_gain = 100; in mp2888_current_sense_gain_and_resolution_get()
76 data->curr_sense_gain = 50; in mp2888_current_sense_gain_and_resolution_get()
79 return -EINVAL; in mp2888_current_sense_gain_and_resolution_get()
[all …]
Dtps53679.c1 // SPDX-License-Identifier: GPL-2.0-or-later
27 #define TPS53679_PROT_VR12_5MV 0x01 /* VR12.0 mode, 5-mV DAC */
28 #define TPS53679_PROT_VR12_5_10MV 0x02 /* VR12.5 mode, 10-mV DAC */
29 #define TPS53679_PROT_VR13_10MV 0x04 /* VR13.0 mode, 10-mV DAC */
30 #define TPS53679_PROT_IMVP8_5MV 0x05 /* IMVP8 mode, 5-mV DAC */
31 #define TPS53679_PROT_VR13_5MV 0x07 /* VR13.0 mode, 5-mV DAC */
48 for (i = 0; i < info->pages; i++) { in tps53679_identify_mode()
59 info->vrm_version[i] = vr13; in tps53679_identify_mode()
64 info->vrm_version[i] = vr12; in tps53679_identify_mode()
67 return -EINVAL; in tps53679_identify_mode()
[all …]
Dxdpe12284.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Hardware monitoring driver for Infineon Multi-phase Digital VR Controllers
17 #define XDPE122_PROT_VR12_5MV 0x01 /* VR12.0 mode, 5-mV DAC */
18 #define XDPE122_PROT_VR12_5_10MV 0x02 /* VR12.5 mode, 10-mV DAC */
19 #define XDPE122_PROT_IMVP9_10MV 0x03 /* IMVP9 mode, 10-mV DAC */
24 int phase, int reg) in xdpe122_read_word_data() argument
35 ret = pmbus_read_word_data(client, page, phase, reg); in xdpe122_read_word_data()
46 val >>= -exponent; in xdpe122_read_word_data()
49 switch (info->vrm_version[page]) { in xdpe122_read_word_data()
52 return 1 + DIV_ROUND_CLOSEST(val - 500, 10); in xdpe122_read_word_data()
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
37 be called acbel-fsg032.
55 and ADM1294 Hot-Swap Controller and Digital Power Monitors.
67 be called bel-pfe.
70 tristate "BluTek BPA-RS600 Power Supplies"
73 BPA-RS600 Power Supplies.
76 be called bpa-rs600.
79 tristate "Delta AHE-50DC fan control module"
82 the integrated fan control module of the Delta AHE-50DC
86 will be called delta-ahe50dc-fan.
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/timer/
Drenesas,rz-mtu3.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/timer/renesas,rz-mtu3.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Renesas RZ/G2L Multi-Function Timer Pulse Unit 3 (MTU3a)
10 - Biju Das <biju.das.jz@bp.renesas.com>
13 This hardware block consists of eight 16-bit timer channels and one
14 32- bit timer channel. It supports the following specifications:
15 - Pulse input/output: 28 lines max.
16 - Pulse input 3 lines
[all …]

12345678910>>...15