| /kernel/linux/linux-6.6/arch/mips/include/asm/ |
| D | unaligned-emul.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 10 __asm__ __volatile__ (".set\tnoat\n" \ 11 "1:\t"type##_lb("%0", "0(%2)")"\n" \ 12 "2:\t"type##_lbu("$1", "1(%2)")"\n\t"\ 13 "sll\t%0, 0x8\n\t" \ 14 "or\t%0, $1\n\t" \ 15 "li\t%1, 0\n" \ 16 "3:\t.set\tat\n\t" \ 17 ".insn\n\t" \ 18 ".section\t.fixup,\"ax\"\n\t" \ [all …]
|
| D | futex.h | 6 * Copyright (c) 2006 Ralf Baechle (ralf@linux-mips.org) 15 #include <asm/asm-eva.h> 23 #include <asm-generic/futex.h> 29 " .set push \n" \ 30 " .set noat \n" \ 31 " .set push \n" \ 32 " .set arch=r4000 \n" \ 33 "1: ll %1, %4 # __futex_atomic_op \n" \ 34 " .set pop \n" \ 35 " " insn " \n" \ [all …]
|
| /kernel/linux/linux-5.10/arch/mips/include/asm/ |
| D | unaligned-emul.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 10 __asm__ __volatile__ (".set\tnoat\n" \ 11 "1:\t"type##_lb("%0", "0(%2)")"\n" \ 12 "2:\t"type##_lbu("$1", "1(%2)")"\n\t"\ 13 "sll\t%0, 0x8\n\t" \ 14 "or\t%0, $1\n\t" \ 15 "li\t%1, 0\n" \ 16 "3:\t.set\tat\n\t" \ 17 ".insn\n\t" \ 18 ".section\t.fixup,\"ax\"\n\t" \ [all …]
|
| D | futex.h | 6 * Copyright (c) 2006 Ralf Baechle (ralf@linux-mips.org) 15 #include <asm/asm-eva.h> 26 " .set push \n" \ 27 " .set noat \n" \ 28 " .set push \n" \ 29 " .set arch=r4000 \n" \ 30 "1: ll %1, %4 # __futex_atomic_op \n" \ 31 " .set pop \n" \ 32 " " insn " \n" \ 33 " .set arch=r4000 \n" \ [all …]
|
| /kernel/linux/linux-5.10/drivers/pinctrl/sirf/ |
| D | pinctrl-atlas7.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 5 * Copyright (c) 2011 - 2014 Cambridge Silicon Radio Limited, a CSR plc group 26 #include <linux/pinctrl/pinconf-generic.h> 30 #define N 0 macro 32 /* The Bank contains input-disable regisgers */ 56 /* Raw value of Driver-Strength Bits */ 59 #define DS1 BIT(1) 63 /* Drive-Strength Intermediate Values */ 64 #define DS_NULL -1 72 /* The Drive-Strength of 4WE Pad DS1 0 CO */ [all …]
|
| /kernel/linux/linux-6.6/include/linux/ |
| D | log2.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 15 * non-constant log of base 2 calculators 16 * - the arch may override these in asm/bitops.h if they can be implemented 18 * - the arch is not required to handle n==0 if implementing the fallback 22 int __ilog2_u32(u32 n) in __ilog2_u32() argument 24 return fls(n) - 1; in __ilog2_u32() 30 int __ilog2_u64(u64 n) in __ilog2_u64() argument 32 return fls64(n) - 1; in __ilog2_u64() 37 * is_power_of_2() - check if a value is a power of two 38 * @n: the value to check [all …]
|
| /kernel/linux/linux-5.10/include/linux/ |
| D | log2.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 15 * non-constant log of base 2 calculators 16 * - the arch may override these in asm/bitops.h if they can be implemented 18 * - the arch is not required to handle n==0 if implementing the fallback 22 int __ilog2_u32(u32 n) in __ilog2_u32() argument 24 return fls(n) - 1; in __ilog2_u32() 30 int __ilog2_u64(u64 n) in __ilog2_u64() argument 32 return fls64(n) - 1; in __ilog2_u64() 37 * is_power_of_2() - check if a value is a power of two 38 * @n: the value to check [all …]
|
| /kernel/linux/linux-5.10/arch/arc/include/asm/ |
| D | uaccess.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) 6 * -__clear_user( ) called multiple times during elf load was byte loop 10 * -Hand crafted constant propagation for "constant" copy sizes 11 * -stock kernel shrunk by 33K at -O3 14 * -Added option to (UN)inline copy_(to|from)_user to reduce code sz 15 * -kernel shrunk by 200K even at -O3 (gcc 4.2.1) 16 * -Enabled when doing -Os 32 * where TASK_SIZE could either be retrieved from thread_info->addr_limit or 39 * non-ngeative, which implies that buffer start will be within limit too. [all …]
|
| /kernel/linux/linux-6.6/tools/include/linux/ |
| D | log2.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 15 * non-constant log of base 2 calculators 16 * - the arch may override these in asm/bitops.h if they can be implemented 18 * - the arch is not required to handle n==0 if implementing the fallback 21 int __ilog2_u32(u32 n) in __ilog2_u32() argument 23 return fls(n) - 1; in __ilog2_u32() 27 int __ilog2_u64(u64 n) in __ilog2_u64() argument 29 return fls64(n) - 1; in __ilog2_u64() 38 bool is_power_of_2(unsigned long n) in is_power_of_2() argument 40 return (n != 0 && ((n & (n - 1)) == 0)); in is_power_of_2() [all …]
|
| /kernel/linux/linux-5.10/tools/include/linux/ |
| D | log2.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 15 * non-constant log of base 2 calculators 16 * - the arch may override these in asm/bitops.h if they can be implemented 18 * - the arch is not required to handle n==0 if implementing the fallback 21 int __ilog2_u32(u32 n) in __ilog2_u32() argument 23 return fls(n) - 1; in __ilog2_u32() 27 int __ilog2_u64(u64 n) in __ilog2_u64() argument 29 return fls64(n) - 1; in __ilog2_u64() 38 bool is_power_of_2(unsigned long n) in is_power_of_2() argument 40 return (n != 0 && ((n & (n - 1)) == 0)); in is_power_of_2() [all …]
|
| /kernel/linux/linux-5.10/arch/mips/kernel/ |
| D | mips-r2-to-r6-emul.c | 28 #include <asm/mips-r2-to-r6-emul.h> 63 mipsr2_emulation = 1; in mipsr2emu_enable() 65 pr_info("MIPS R2-to-R6 Emulator Enabled!"); in mipsr2emu_enable() 67 return 1; in mipsr2emu_enable() 72 * mipsr6_emul - Emulate some frequent R2/R5/R6 instructions in delay slot 83 regs->regs[MIPSInst_RT(ir)] = in mipsr6_emul() 84 (s32)regs->regs[MIPSInst_RS(ir)] + in mipsr6_emul() 92 regs->regs[MIPSInst_RT(ir)] = in mipsr6_emul() 93 (s64)regs->regs[MIPSInst_RS(ir)] + in mipsr6_emul() 101 return -SIGFPE; in mipsr6_emul() [all …]
|
| /kernel/linux/linux-6.6/arch/mips/kernel/ |
| D | mips-r2-to-r6-emul.c | 28 #include <asm/mips-r2-to-r6-emul.h> 63 mipsr2_emulation = 1; in mipsr2emu_enable() 65 pr_info("MIPS R2-to-R6 Emulator Enabled!"); in mipsr2emu_enable() 67 return 1; in mipsr2emu_enable() 72 * mipsr6_emul - Emulate some frequent R2/R5/R6 instructions in delay slot 83 regs->regs[MIPSInst_RT(ir)] = in mipsr6_emul() 84 (s32)regs->regs[MIPSInst_RS(ir)] + in mipsr6_emul() 92 regs->regs[MIPSInst_RT(ir)] = in mipsr6_emul() 93 (s64)regs->regs[MIPSInst_RS(ir)] + in mipsr6_emul() 101 return -SIGFPE; in mipsr6_emul() [all …]
|
| /kernel/linux/linux-6.6/arch/arc/include/asm/ |
| D | uaccess.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) 6 * -__clear_user( ) called multiple times during elf load was byte loop 10 * -Hand crafted constant propagation for "constant" copy sizes 11 * -stock kernel shrunk by 33K at -O3 14 * -Added option to (UN)inline copy_(to|from)_user to reduce code sz 15 * -kernel shrunk by 200K even at -O3 (gcc 4.2.1) 16 * -Enabled when doing -Os 32 case 1: __arc_get_user_one(*(k), u, "ldb", __ret); break; \ 41 * Returns 0 on success, -EFAULT if not. [all …]
|
| /kernel/linux/linux-5.10/arch/x86/lib/ |
| D | memcpy_32.c | 1 // SPDX-License-Identifier: GPL-2.0 8 __visible void *memcpy(void *to, const void *from, size_t n) in memcpy() argument 11 return __memcpy3d(to, from, n); in memcpy() 13 return __memcpy(to, from, n); in memcpy() 24 __visible void *memmove(void *dest, const void *src, size_t n) in memmove() argument 31 "cmp $0x10, %0\n\t" in memmove() 32 "jb 1f\n\t" in memmove() 35 "cmp %2, %1\n\t" in memmove() 36 "jb 2f\n\t" in memmove() 42 "cmp $680, %0\n\t" in memmove() [all …]
|
| D | mmx_32.c | 1 // SPDX-License-Identifier: GPL-2.0 7 * (reported so on K6-III) 9 * leal ebx. [ebx] is apparently best for K6-2, but Cyrix ?? 16 * 22/09/2000 - Arjan van de Ven 17 * Improved for non-egineering-sample Athlons 53 "1: prefetch (%0)\n" /* This set is 28 bytes */ in _mmx_memcpy() 54 " prefetch 64(%0)\n" in _mmx_memcpy() 55 " prefetch 128(%0)\n" in _mmx_memcpy() 56 " prefetch 192(%0)\n" in _mmx_memcpy() 57 " prefetch 256(%0)\n" in _mmx_memcpy() [all …]
|
| /kernel/linux/linux-6.6/drivers/pinctrl/tegra/ |
| D | pinctrl-tegra210.c | 1 // SPDX-License-Identifier: GPL-2.0-only 14 #include "pinctrl-tegra.h" 23 #define TEGRA_PIN_PEX_L0_CLKREQ_N_PA1 _GPIO(1) 177 /* All non-GPIO pins follow */ 178 #define NUM_GPIOS (TEGRA_PIN_QSPI_IO3_PEE5 + 1) 181 /* Non-GPIO pins */ 183 #define TEGRA_PIN_CPU_PWR_REQ _PIN(1) 1267 #define PINGROUP_REG_A 0x3000 /* bank 1 */ 1269 #define DRV_PINGROUP_REG(r) ((r) - DRV_PINGROUP_REG_A) 1270 #define PINGROUP_REG(r) ((r) - PINGROUP_REG_A) [all …]
|
| /kernel/linux/linux-6.6/arch/s390/lib/ |
| D | xor.c | 1 // SPDX-License-Identifier: GPL-2.0 18 " larl 1,2f\n" in xor_xc_2() 19 " aghi %0,-1\n" in xor_xc_2() 20 " jm 3f\n" in xor_xc_2() 21 " srlg 0,%0,8\n" in xor_xc_2() 22 " ltgr 0,0\n" in xor_xc_2() 23 " jz 1f\n" in xor_xc_2() 24 "0: xc 0(256,%1),0(%2)\n" in xor_xc_2() 25 " la %1,256(%1)\n" in xor_xc_2() 26 " la %2,256(%2)\n" in xor_xc_2() [all …]
|
| /kernel/linux/linux-5.10/arch/s390/lib/ |
| D | xor.c | 1 // SPDX-License-Identifier: GPL-2.0 17 " larl 1,2f\n" in xor_xc_2() 18 " aghi %0,-1\n" in xor_xc_2() 19 " jm 3f\n" in xor_xc_2() 20 " srlg 0,%0,8\n" in xor_xc_2() 21 " ltgr 0,0\n" in xor_xc_2() 22 " jz 1f\n" in xor_xc_2() 23 "0: xc 0(256,%1),0(%2)\n" in xor_xc_2() 24 " la %1,256(%1)\n" in xor_xc_2() 25 " la %2,256(%2)\n" in xor_xc_2() [all …]
|
| D | uaccess.c | 1 // SPDX-License-Identifier: GPL-2.0 33 return 1; in copy_with_mvcos() 39 return 1; in copy_with_mvcos() 45 current->thread.mm_segment = fs; in set_fs() 47 __ctl_load(S390_lowcore.user_asce, 1, 1); in set_fs() 50 __ctl_load(S390_lowcore.kernel_asce, 1, 1); in set_fs() 53 if (fs & 1) { in set_fs() 69 old_fs = current->thread.mm_segment; in enable_sacf_uaccess() 70 if (old_fs & 1) in enable_sacf_uaccess() 74 current->thread.mm_segment |= 1; in enable_sacf_uaccess() [all …]
|
| /kernel/linux/linux-6.6/arch/csky/lib/ |
| D | usercopy.c | 1 // SPDX-License-Identifier: GPL-2.0 2 // Copyright (C) 2018 Hangzhou C-SKY Microsystems co.,ltd. 8 unsigned long n) in raw_copy_from_user() argument 13 "0: cmpnei %1, 0 \n" in raw_copy_from_user() 14 " bf 7f \n" in raw_copy_from_user() 15 " mov %3, %1 \n" in raw_copy_from_user() 16 " or %3, %2 \n" in raw_copy_from_user() 17 " andi %3, 3 \n" in raw_copy_from_user() 18 " cmpnei %3, 0 \n" in raw_copy_from_user() 19 " bf 1f \n" in raw_copy_from_user() [all …]
|
| /kernel/linux/linux-5.10/arch/nios2/mm/ |
| D | uaccess.c | 13 asm(".global raw_copy_from_user\n" 14 " .type raw_copy_from_user, @function\n" 15 "raw_copy_from_user:\n" 16 " movi r2,7\n" 17 " mov r3,r4\n" 18 " bge r2,r6,1f\n" 19 " xor r2,r4,r5\n" 20 " andi r2,r2,3\n" 21 " movi r7,3\n" 22 " beq r2,zero,4f\n" [all …]
|
| /kernel/linux/linux-6.6/arch/nios2/mm/ |
| D | uaccess.c | 13 asm(".global raw_copy_from_user\n" 14 " .type raw_copy_from_user, @function\n" 15 "raw_copy_from_user:\n" 16 " movi r2,7\n" 17 " mov r3,r4\n" 18 " bge r2,r6,1f\n" 19 " xor r2,r4,r5\n" 20 " andi r2,r2,3\n" 21 " movi r7,3\n" 22 " beq r2,zero,4f\n" [all …]
|
| /kernel/linux/linux-5.10/drivers/pinctrl/tegra/ |
| D | pinctrl-tegra210.c | 1 // SPDX-License-Identifier: GPL-2.0-only 14 #include "pinctrl-tegra.h" 23 #define TEGRA_PIN_PEX_L0_CLKREQ_N_PA1 _GPIO(1) 177 /* All non-GPIO pins follow */ 178 #define NUM_GPIOS (TEGRA_PIN_QSPI_IO3_PEE5 + 1) 181 /* Non-GPIO pins */ 183 #define TEGRA_PIN_CPU_PWR_REQ _PIN(1) 1270 #define PINGROUP_REG_A 0x3000 /* bank 1 */ 1272 #define DRV_PINGROUP_REG(r) ((r) - DRV_PINGROUP_REG_A) 1273 #define PINGROUP_REG(r) ((r) - PINGROUP_REG_A) [all …]
|
| /kernel/linux/linux-5.10/arch/csky/lib/ |
| D | usercopy.c | 1 // SPDX-License-Identifier: GPL-2.0 2 // Copyright (C) 2018 Hangzhou C-SKY Microsystems co.,ltd. 8 unsigned long n) in raw_copy_from_user() argument 10 ___copy_from_user(to, from, n); in raw_copy_from_user() 11 return n; in raw_copy_from_user() 16 unsigned long n) in raw_copy_to_user() argument 18 ___copy_to_user(to, from, n); in raw_copy_to_user() 19 return n; in raw_copy_to_user() 32 " cmpnei %3, 0 \n" \ 33 " bf 4f \n" \ [all …]
|
| /kernel/linux/linux-5.10/arch/x86/include/asm/ |
| D | xor_32.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 6 * Optimized RAID-5 checksumming functions for MMX. 10 * High-speed RAID5 checksumming functions utilizing MMX instructions. 14 #define LD(x, y) " movq 8*("#x")(%1), %%mm"#y" ;\n" 15 #define ST(x, y) " movq %%mm"#y", 8*("#x")(%1) ;\n" 16 #define XO1(x, y) " pxor 8*("#x")(%2), %%mm"#y" ;\n" 17 #define XO2(x, y) " pxor 8*("#x")(%3), %%mm"#y" ;\n" 18 #define XO3(x, y) " pxor 8*("#x")(%4), %%mm"#y" ;\n" 19 #define XO4(x, y) " pxor 8*("#x")(%5), %%mm"#y" ;\n" 34 LD(i + 1, 1) \ in xor_pII_mmx_2() [all …]
|