| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/mtd/partitions/ |
| D | linksys,ns-partitions.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/mtd/partitions/linksys,ns-partitions.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 firmware partitions. One is used for regular booting, the other is treated as 14 This binding allows defining all fixed partitions and marking those containing 19 - Rafał Miłecki <rafal@milecki.pl> 25 const: linksys,ns-partitions 27 "#address-cells": 30 "#size-cells": [all …]
|
| D | partitions.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/mtd/partitions/partitions.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Partitions 10 This binding is generic and describes the content of the partitions container 14 - Miquel Raynal <miquel.raynal@bootlin.com> 17 - $ref: arm,arm-firmware-suite.yaml 18 - $ref: brcm,bcm4908-partitions.yaml 19 - $ref: brcm,bcm947xx-cfe-partitions.yaml [all …]
|
| /kernel/linux/linux-5.10/drivers/mtd/nand/raw/ |
| D | nandsim.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 9 * Note: NS means "NAND Simulator". 27 #include <linux/mtd/partitions.h> 143 MODULE_PARM_DESC(bus_width, "Chip's bus width (8- or 16-bit)"); 144 MODULE_PARM_DESC(do_delays, "Simulate NAND delays using busy-waits if not zero"); 148 /* Page and erase block positions for the following parameters are independent of any partitions */ 166 "be correctable in 512-byte blocks"); 183 /* Busy-wait delay macros (microseconds, milliseconds) */ 190 #define NS_IS_INITIALIZED(ns) ((ns)->geom.totsz != 0) argument 193 #define NS_STATUS_OK(ns) (NAND_STATUS_READY | (NAND_STATUS_WP * ((ns)->lines.wp == 0))) argument [all …]
|
| /kernel/linux/linux-6.6/drivers/mtd/nand/raw/ |
| D | nandsim.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 9 * Note: NS means "NAND Simulator". 26 #include <linux/mtd/partitions.h> 142 MODULE_PARM_DESC(bus_width, "Chip's bus width (8- or 16-bit)"); 143 MODULE_PARM_DESC(do_delays, "Simulate NAND delays using busy-waits if not zero"); 147 /* Page and erase block positions for the following parameters are independent of any partitions */ 165 "be correctable in 512-byte blocks"); 182 /* Busy-wait delay macros (microseconds, milliseconds) */ 189 #define NS_IS_INITIALIZED(ns) ((ns)->geom.totsz != 0) argument 192 #define NS_STATUS_OK(ns) (NAND_STATUS_READY | (NAND_STATUS_WP * ((ns)->lines.wp == 0))) argument [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/microchip/ |
| D | sama5d3xcm.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * sama5d3xcm.dtsi - Device Tree Include file for SAMA5D3x CPU Module 14 stdout-path = "serial0:115200n8"; 23 clock-frequency = <32768>; 27 clock-frequency = <12000000>; 34 cs-gpios = <&pioD 13 0>, <0>, <0>, <0>; 39 compatible = "atmel,tcb-timer"; 44 compatible = "atmel,tcb-timer"; 51 pinctrl-0 = <&pinctrl_ebi_addr &pinctrl_ebi_cs0>; 52 pinctr-name = "default"; [all …]
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | sama5d3xcm.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * sama5d3xcm.dtsi - Device Tree Include file for SAMA5D3x CPU Module 14 stdout-path = "serial0:115200n8"; 23 clock-frequency = <32768>; 27 clock-frequency = <12000000>; 34 cs-gpios = <&pioD 13 0>, <0>, <0>, <0>; 39 compatible = "atmel,tcb-timer"; 44 compatible = "atmel,tcb-timer"; 51 pinctrl-0 = <&pinctrl_ebi_addr &pinctrl_ebi_cs0>; 52 pinctr-name = "default"; [all …]
|
| /kernel/linux/linux-6.6/arch/arm64/boot/dts/intel/ |
| D | socfpga_n5x_socdk.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 compatible = "intel,n5x-socdk", "intel,socfpga-agilex"; 19 stdout-path = "serial0:115200n8"; 29 sdram_edac: memory-controller@f87f8000 { 30 compatible = "snps,ddrc-3.80a"; 39 compatible = "intel,easic-n5x-clkmgr"; 44 phy-mode = "rgmii"; 45 phy-handle = <&phy0>; 47 max-frame-size = <9000>; 50 #address-cells = <1>; [all …]
|
| D | socfpga_agilex_socdk.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 compatible = "intel,socfpga-agilex-socdk", "intel,socfpga-agilex"; 19 stdout-path = "serial0:115200n8"; 23 compatible = "gpio-leds"; 53 phy-mode = "rgmii"; 54 phy-handle = <&phy0>; 56 max-frame-size = <9000>; 59 #address-cells = <1>; 60 #size-cells = <0>; 61 compatible = "snps,dwmac-mdio"; [all …]
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/intel/ |
| D | socfpga_agilex_socdk.dts | 1 // SPDX-License-Identifier: GPL-2.0 18 stdout-path = "serial0:115200n8"; 22 compatible = "gpio-leds"; 48 clock-frequency = <25000000>; 60 phy-mode = "rgmii"; 61 phy-handle = <&phy0>; 63 max-frame-size = <9000>; 66 #address-cells = <1>; 67 #size-cells = <0>; 68 compatible = "snps,dwmac-mdio"; [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/memory-controllers/ |
| D | ti-aemif.txt | 4 provide a glue-less interface to a variety of asynchronous memory devices like 11 Davinci DM646x - http://www.ti.com/lit/ug/sprueq7c/sprueq7c.pdf 12 OMAP-L138 (DA850) - http://www.ti.com/lit/ug/spruh77a/spruh77a.pdf 13 Kestone - http://www.ti.com/lit/ug/sprugz3a/sprugz3a.pdf 17 - compatible: "ti,davinci-aemif" 18 "ti,keystone-aemif" 19 "ti,da850-aemif" 21 - reg: contains offset/length value for AEMIF control registers 24 - #address-cells: Must be 2. The partition number has to be encoded in the 25 first address cell and it may accept values 0..N-1 [all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/memory-controllers/ |
| D | ti-aemif.txt | 4 provide a glue-less interface to a variety of asynchronous memory devices like 11 Davinci DM646x - http://www.ti.com/lit/ug/sprueq7c/sprueq7c.pdf 12 OMAP-L138 (DA850) - http://www.ti.com/lit/ug/spruh77a/spruh77a.pdf 13 Kestone - http://www.ti.com/lit/ug/sprugz3a/sprugz3a.pdf 17 - compatible: "ti,davinci-aemif" 18 "ti,keystone-aemif" 19 "ti,da850-aemif" 21 - reg: contains offset/length value for AEMIF control registers 24 - #address-cells: Must be 2. The partition number has to be encoded in the 25 first address cell and it may accept values 0..N-1 [all …]
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/altera/ |
| D | socfpga_stratix10_socdk.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 19 stdout-path = "serial0:115200n8"; 23 compatible = "gpio-leds"; 46 ref_033v: 033-v-ref { 47 compatible = "regulator-fixed"; 48 regulator-name = "0.33V"; 49 regulator-min-microvolt = <330000>; 50 regulator-max-microvolt = <330000>; 56 clock-frequency = <25000000>; 61 sdmmca-ecc@ff8c8c00 { [all …]
|
| D | socfpga_stratix10_socdk_nand.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 19 stdout-path = "serial0:115200n8"; 23 compatible = "gpio-leds"; 46 ref_033v: 033-v-ref { 47 compatible = "regulator-fixed"; 48 regulator-name = "0.33V"; 49 regulator-min-microvolt = <330000>; 50 regulator-max-microvolt = <330000>; 56 clock-frequency = <25000000>; 61 sdmmca-ecc@ff8c8c00 { [all …]
|
| /kernel/linux/linux-6.6/arch/arm64/boot/dts/altera/ |
| D | socfpga_stratix10_socdk_nand.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 10 compatible = "altr,socfpga-stratix10-socdk", "altr,socfpga-stratix10"; 20 stdout-path = "serial0:115200n8"; 24 compatible = "gpio-leds"; 25 led-hps0 { 30 led-hps1 { 35 led-hps2 { 47 ref_033v: regulator-v-ref { 48 compatible = "regulator-fixed"; 49 regulator-name = "0.33V"; [all …]
|
| D | socfpga_stratix10_socdk.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 10 compatible = "altr,socfpga-stratix10-socdk", "altr,socfpga-stratix10"; 20 stdout-path = "serial0:115200n8"; 24 compatible = "gpio-leds"; 25 led-hps0 { 30 led-hps1 { 35 led-hps2 { 47 ref_033v: regulator-v-ref { 48 compatible = "regulator-fixed"; 49 regulator-name = "0.33V"; [all …]
|
| /kernel/linux/linux-6.6/arch/arm64/boot/dts/ti/ |
| D | k3-j7200-som-p0.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/ 6 /dts-v1/; 8 #include "k3-j7200.dtsi" 18 reserved_memory: reserved-memory { 19 #address-cells = <2>; 20 #size-cells = <2>; 26 no-map; 29 mcu_r5fss0_core0_dma_memory_region: r5f-dma-memory@a0000000 { 30 compatible = "shared-dma-pool"; [all …]
|
| D | k3-j721e-som-p0.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2019-2020 Texas Instruments Incorporated - https://www.ti.com/ 8 /dts-v1/; 10 #include "k3-j721e.dtsi" 20 reserved_memory: reserved-memory { 21 #address-cells = <2>; 22 #size-cells = <2>; 28 no-map; 31 mcu_r5fss0_core0_dma_memory_region: r5f-dma-memory@a0000000 { 32 compatible = "shared-dma-pool"; [all …]
|
| D | k3-am642-tqma64xxl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2021 Texas Instruments Incorporated - https://www.ti.com/ 4 * Copyright (c) 2022-2023 TQ-Systems GmbH <linux@ew.tq-group.com>, D-82229 Seefeld, Germany. 7 #include "k3-am642.dtsi" 18 /* 1G RAM - default variant */ 23 reserved-memory { 24 #address-cells = <2>; 25 #size-cells = <2>; 31 no-map; 34 main_r5fss0_core0_dma_memory_region: r5f-dma-memory@a0000000 { [all …]
|
| D | k3-am625-sk.dts | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (C) 2021-2022 Texas Instruments Incorporated - https://www.ti.com/ 8 /dts-v1/; 10 #include "k3-am62x-sk-common.dtsi" 13 compatible = "ti,am625-sk", "ti,am625"; 16 opp-table { 17 /* Add 1.4GHz OPP for am625-sk board. Requires VDD_CORE to be at 0.85V */ 18 opp-1400000000 { 19 opp-hz = /bits/ 64 <1400000000>; 20 opp-supported-hw = <0x01 0x0004>; [all …]
|
| /kernel/linux/linux-6.6/arch/riscv/boot/dts/starfive/ |
| D | jh7110-starfive-visionfive-2.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 /dts-v1/; 9 #include "jh7110-pinfunc.h" 10 #include <dt-bindings/gpio/gpio.h> 26 stdout-path = "serial0:115200n8"; 30 timebase-frequency = <4000000>; 38 gpio-restart { 39 compatible = "gpio-restart"; 46 clock-frequency = <74250000>; 50 clock-frequency = <125000000>; [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/broadcom/ |
| D | bcm47094-linksys-panamera.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 6 /dts-v1/; 9 #include "bcm5301x-nand-cs0-bch8.dtsi" 30 gpio-keys { 31 compatible = "gpio-keys"; 33 button-wps { 39 button-rfkill { 45 button-reset { 53 compatible = "gpio-leds"; 55 led-wps { [all …]
|
| D | bcm5301x.dtsi | 9 #include "bcm-ns.dtsi" 12 mpcore-bus@19000000 { 14 #clock-cells = <0>; 15 compatible = "brcm,nsp-armpll"; 21 compatible = "arm,cortex-a9-twd-wdt"; 30 compatible = "arm,cortex-a9-pmu"; 37 #address-cells = <1>; 38 #size-cells = <1>; 42 #clock-cells = <0>; 43 compatible = "fixed-clock"; [all …]
|
| /kernel/linux/linux-6.6/drivers/mtd/parsers/ |
| D | ofpart_core.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Flash partitions described by the OF (or flattened) device tree 17 #include <linux/mtd/partitions.h> 60 if (!master->parent) { /* Master */ in parse_fixed_partitions() 61 ofpart_node = of_get_child_by_name(mtd_node, "partitions"); in parse_fixed_partitions() 68 …pr_debug("%s: 'partitions' subnode not found on %pOF. Trying to parse direct subnodes as partition… in parse_fixed_partitions() 69 master->name, mtd_node); in parse_fixed_partitions() 79 /* The 'partitions' subnode might be used by another parser */ in parse_fixed_partitions() 83 quirks = of_id ? of_id->data : NULL; in parse_fixed_partitions() 99 return -ENOMEM; in parse_fixed_partitions() [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/gemini/ |
| D | gemini-ns2502.dts | 1 // SPDX-License-Identifier: GPL-2.0 4 * Device Tree file for Edimax NS 2502 7 /dts-v1/; 12 model = "Edimax NS-2502"; 13 compatible = "edimax,ns-2502", "cortina,gemini"; 14 #address-cells = <1>; 15 #size-cells = <1>; 24 mdio-gpio0 = &mdio0; 29 stdout-path = &uart0; 33 compatible = "virtual,mdio-gpio"; [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/mtd/ |
| D | gpmc-nand.txt | 7 explained in a separate documents - please refer to 8 Documentation/devicetree/bindings/memory-controllers/omap-gpmc.txt 11 Documentation/devicetree/bindings/mtd/nand-controller.yaml 16 - compatible: "ti,omap2-nand" 17 - reg: range id (CS number), base offset and length of the 19 - interrupts: Two interrupt specifiers, one for fifoevent, one for termcount. 23 - nand-bus-width: Set this numeric value to 16 if the hardware 27 - ti,nand-ecc-opt: A string setting the ECC layout to use. One of: 28 "sw" 1-bit Hamming ecc code via software 30 "hw-romcode" <deprecated> use "ham1" instead [all …]
|