Home
last modified time | relevance | path

Searched full:pcie_phy (Results 1 – 25 of 172) sorted by relevance

1234567

/kernel/linux/linux-6.6/drivers/phy/mediatek/
Dphy-mtk-pcie.c80 static void mtk_pcie_efuse_set_lane(struct mtk_pcie_phy *pcie_phy, in mtk_pcie_efuse_set_lane() argument
83 struct mtk_pcie_lane_efuse *data = &pcie_phy->efuse[lane]; in mtk_pcie_efuse_set_lane()
89 addr = pcie_phy->sif_base + PEXTP_ANA_LN0_TRX_REG + in mtk_pcie_efuse_set_lane()
112 struct mtk_pcie_phy *pcie_phy = phy_get_drvdata(phy); in mtk_pcie_phy_init() local
115 if (!pcie_phy->sw_efuse_en) in mtk_pcie_phy_init()
119 mtk_phy_update_field(pcie_phy->sif_base + PEXTP_ANA_GLB_00_REG, in mtk_pcie_phy_init()
120 EFUSE_GLB_INTR_SEL, pcie_phy->efuse_glb_intr); in mtk_pcie_phy_init()
122 for (i = 0; i < pcie_phy->data->num_lanes; i++) in mtk_pcie_phy_init()
123 mtk_pcie_efuse_set_lane(pcie_phy, i); in mtk_pcie_phy_init()
133 static int mtk_pcie_efuse_read_for_lane(struct mtk_pcie_phy *pcie_phy, in mtk_pcie_efuse_read_for_lane() argument
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pci/
Dfsl,imx6q-pcie.txt19 - "pcie_phy"
46 PCIE_PHY power domains
47 - power-domain-names: Must be "pcie", "pcie_phy"
50 - power-domains: Must be set to a phandle pointing to PCIE_PHY power domain
86 clock-names = "pcie", "pcie_bus", "pcie_phy";
Drockchip-pcie-ep.txt58 phys = <&pcie_phy 0>, <&pcie_phy 1>, <&pcie_phy 2>, <&pcie_phy 3>;
Drockchip-pcie-host.txt110 phys = <&pcie_phy>;
131 phys = <&pcie_phy 0>, <&pcie_phy 1>, <&pcie_phy 2>, <&pcie_phy 3>;
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/pci/
Drockchip,rk3399-pcie-ep.yaml63 phys = <&pcie_phy 0>, <&pcie_phy 1>, <&pcie_phy 2>, <&pcie_phy 3>;
Dfsl,imx6q-pcie-common.yaml39 imx6sx-pcie, imx6sx-pcie-ep, to PCIE_PHY power domain for
41 - description: The phandle pointing to the PCIE_PHY power domains
48 - const: pcie_phy
131 - const: pcie_phy
151 - const: pcie_phy
186 const: pcie_phy
Dfsl,imx6q-pcie.yaml106 - const: pcie_phy
122 - const: pcie_phy
140 - const: pcie_phy
188 clock-names = "pcie", "pcie_bus", "pcie_phy";
Dfsl,imx6q-pcie-ep.yaml78 - const: pcie_phy
119 phys = <&pcie_phy>;
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/phy/
Dbrcm,sr-pcie-phy.txt26 pcie_phy: phy@40000000 {
39 phys = <&pcie_phy 0>;
Dbrcm,cygnus-pcie-phy.yaml62 pcie_phy: pcie_phy@301d0a0 {
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/phy/
Dbrcm,sr-pcie-phy.txt26 pcie_phy: phy@40000000 {
39 phys = <&pcie_phy 0>;
/kernel/linux/linux-5.10/drivers/pci/controller/dwc/
Dpci-imx6.c68 struct clk *pcie_phy; member
349 imx6_pcie->pd_pcie_phy = dev_pm_domain_attach_by_name(dev, "pcie_phy"); in imx6_pcie_attach_pd()
358 dev_err(dev, "Failed to add device_link to pcie_phy pd.\n"); in imx6_pcie_attach_pd()
504 ret = clk_prepare_enable(imx6_pcie->pcie_phy); in imx6_pcie_deassert_core_reset()
506 dev_err(dev, "unable to enable pcie_phy clock\n"); in imx6_pcie_deassert_core_reset()
589 clk_disable_unprepare(imx6_pcie->pcie_phy); in imx6_pcie_deassert_core_reset()
670 unsigned long phy_rate = clk_get_rate(imx6_pcie->pcie_phy); in imx6_setup_phy_mpll()
940 clk_disable_unprepare(imx6_pcie->pcie_phy); in imx6_pcie_clk_disable()
1067 imx6_pcie->pcie_phy = devm_clk_get(dev, "pcie_phy"); in imx6_pcie_probe()
1068 if (IS_ERR(imx6_pcie->pcie_phy)) in imx6_pcie_probe()
[all …]
/kernel/linux/linux-6.6/arch/arm64/boot/dts/broadcom/stingray/
Dstingray-pcie.dtsi37 phys = <&pcie_phy 8>;
47 pcie_phy: phy@0 { label
/kernel/linux/linux-5.10/arch/arm64/boot/dts/broadcom/stingray/
Dstingray-pcie.dtsi37 phys = <&pcie_phy 8>;
47 pcie_phy: phy@0 { label
/kernel/linux/linux-6.6/arch/mips/pci/
Dpci-mt7620.c128 static void pcie_phy(unsigned long addr, unsigned long val) in pcie_phy() function
224 pcie_phy(0x0, 0x80); in mt7620_pci_hw_init()
225 pcie_phy(0x1, 0x04); in mt7620_pci_hw_init()
228 pcie_phy(0x68, 0xB4); in mt7620_pci_hw_init()
/kernel/linux/linux-6.6/arch/arm/boot/dts/nxp/imx/
Dimx7d.dtsi144 clock-names = "pcie", "pcie_bus", "pcie_phy";
156 fsl,imx7d-pcie-phy = <&pcie_phy>;
163 pcie_phy: pcie-phy@306d0000 { label
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dimx7d.dtsi120 pcie_phy: pcie-phy@306d0000 { label
194 clock-names = "pcie", "pcie_bus", "pcie_phy";
206 fsl,imx7d-pcie-phy = <&pcie_phy>;
/kernel/linux/linux-5.10/arch/mips/pci/
Dpci-mt7620.c128 static void pcie_phy(unsigned long addr, unsigned long val) in pcie_phy() function
224 pcie_phy(0x0, 0x80); in mt7620_pci_hw_init()
225 pcie_phy(0x1, 0x04); in mt7620_pci_hw_init()
228 pcie_phy(0x68, 0xB4); in mt7620_pci_hw_init()
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/clock/
Dbrcm,iproc-clocks.yaml126 pcie_phy lcpll0 1 BCM_CYGNUS_LCPLL0_PCIE_PHY_REF_CLK
193 pcie_phy lcpll0 1 BCM_NSP_LCPLL0_PCIE_PHY_REF_CLK
354 - const: pcie_phy
/kernel/linux/linux-6.6/arch/arm64/boot/dts/rockchip/
Drk3399-khadas-edge-v.dts19 &pcie_phy {
Drk3399pro.dtsi11 &pcie_phy {
Drk3399-khadas-edge-captain.dts19 &pcie_phy {
/kernel/linux/linux-5.10/arch/arm64/boot/dts/rockchip/
Drk3399-khadas-edge-v.dts19 &pcie_phy {
Drk3399pro.dtsi11 &pcie_phy {
Drk3399-khadas-edge-captain.dts19 &pcie_phy {

1234567