| /kernel/linux/linux-5.10/drivers/video/fbdev/kyro/ |
| D | STG4000InitDevice.c | 117 u32 ProgramClock(u32 refClock, in ProgramClock() argument
131 refClock *= 1000; /* in Hz */ in ProgramClock()
153 F = (u32)(ulTmp / (refClock >> STG4K3_PLL_SCALER)); in ProgramClock()
168 ulVCO = refClock / R; in ProgramClock()
186 …ulPhaseScore = (((refClock / R) - (refClock / STG4K3_PLL_MAX_R))) / ((refClock - (refClock / STG4K… in ProgramClock()
|
| D | STG4000Interface.h | 37 extern u32 ProgramClock(u32 refClock, u32 coreClock, u32 *FOut, u32 *ROut, u32 *POut);
|
| /kernel/linux/linux-6.6/drivers/video/fbdev/kyro/ |
| D | STG4000InitDevice.c | 117 u32 ProgramClock(u32 refClock, in ProgramClock() argument
131 refClock *= 1000; /* in Hz */ in ProgramClock()
153 F = (u32)(ulTmp / (refClock >> STG4K3_PLL_SCALER)); in ProgramClock()
168 ulVCO = refClock / R; in ProgramClock()
186 …ulPhaseScore = (((refClock / R) - (refClock / STG4K3_PLL_MAX_R))) / ((refClock - (refClock / STG4K… in ProgramClock()
|
| D | STG4000Interface.h | 37 extern u32 ProgramClock(u32 refClock, u32 coreClock, u32 *FOut, u32 *ROut, u32 *POut);
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/phy/ |
| D | fsl,imx8-pcie-phy.yaml | 46 refclock is derived from SoC internal source), INPUT(PHY refclock
47 is provided externally via the refclk pad) or OUTPUT(PHY refclock
|
| D | ti,phy-j721e-wiz.yaml | 147 WIZ node should have subnodes for each of the PMA common refclock
|
| /kernel/linux/linux-6.6/drivers/media/tuners/ |
| D | mt2063.h | 9 u32 refclock; member
|
| /kernel/linux/linux-5.10/drivers/media/tuners/ |
| D | mt2063.h | 9 u32 refclock; member
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/rtc/ |
| D | cdns,rtc.txt | 21 clocks = <&sysclock>, <&refclock>;
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/rtc/ |
| D | cdns,rtc.txt | 21 clocks = <&sysclock>, <&refclock>;
|
| /kernel/linux/linux-6.6/include/linux/ |
| D | mc146818rtc.h | 77 * reset after update (may take 1.984ms @ 32768Hz RefClock) is complete,
82 /* divider control: refclock values 4.194 / 1.049 MHz / 32.768 kHz */
|
| /kernel/linux/linux-5.10/include/linux/ |
| D | mc146818rtc.h | 77 * reset after update (may take 1.984ms @ 32768Hz RefClock) is complete,
82 /* divider control: refclock values 4.194 / 1.049 MHz / 32.768 kHz */
|
| /kernel/linux/linux-6.6/drivers/media/dvb-frontends/ |
| D | stb6100.h | 68 u32 refclock; member
|
| D | stv6110x.c | 231 static int stv6110x_set_refclock(struct dvb_frontend *fe, u32 refclock) in stv6110x_set_refclock() argument
236 switch (refclock) { in stv6110x_set_refclock()
|
| /kernel/linux/linux-5.10/drivers/media/dvb-frontends/ |
| D | stb6100.h | 68 u32 refclock; member
|
| D | stv6110x.c | 231 static int stv6110x_set_refclock(struct dvb_frontend *fe, u32 refclock) in stv6110x_set_refclock() argument
236 switch (refclock) { in stv6110x_set_refclock()
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/phy/ |
| D | ti,phy-j721e-wiz.yaml | 105 WIZ node should have subnodes for each of the PMA common refclock
|
| /kernel/linux/linux-6.6/drivers/phy/freescale/ |
| D | phy-fsl-imx8m-pcie.c | 103 /* Configure the PHY to output the refclock via pad */ in imx8_pcie_phy_power_on()
|
| /kernel/linux/linux-6.6/drivers/phy/qualcomm/ |
| D | phy-qcom-pcie2.c | 81 /* Don't use PAD for refclock */ in qcom_pcie2_phy_power_on()
|
| /kernel/linux/linux-5.10/drivers/phy/qualcomm/ |
| D | phy-qcom-pcie2.c | 81 /* Don't use PAD for refclock */ in qcom_pcie2_phy_power_on()
|
| /kernel/linux/linux-5.10/drivers/media/pci/mantis/ |
| D | mantis_vp1041.c | 293 .refclock = 27000000,
|
| /kernel/linux/linux-6.6/drivers/media/pci/mantis/ |
| D | mantis_vp1041.c | 293 .refclock = 27000000,
|
| /kernel/linux/linux-5.10/drivers/phy/cadence/ |
| D | phy-cadence-torrent.c | 1036 /* refclock registers - assumes 19.2 MHz refclock */ in cdns_torrent_dp_pma_cmn_cfg_19_2mhz()
1101 /* Assumes 19.2 MHz refclock */ in cdns_torrent_dp_pma_cmn_vco_cfg_19_2mhz()
1261 /* refclock registers - assumes 25 MHz refclock */ in cdns_torrent_dp_pma_cmn_cfg_25mhz()
1325 /* Assumes 25 MHz refclock */ in cdns_torrent_dp_pma_cmn_vco_cfg_25mhz()
1473 /* Per lane, refclock-dependent receiver detection setting */ in cdns_torrent_dp_pma_lane_cfg()
|
| /kernel/linux/linux-5.10/drivers/usb/dwc3/ |
| D | dwc3-pci.c | 164 /* On BYT the FW does not always enable the refclock */ in dwc3_pci_quirks()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/gma500/ |
| D | cdv_intel_dp.c | 902 int refclock = mode->clock; in cdv_intel_dp_mode_fixup() local
907 refclock = intel_dp->panel_fixed_mode->clock; in cdv_intel_dp_mode_fixup()
915 if (cdv_intel_dp_link_required(refclock, bpp) <= link_avail) { in cdv_intel_dp_mode_fixup()
|