Home
last modified time | relevance | path

Searched +full:rst +full:- +full:mgr (Results 1 – 25 of 37) sorted by relevance

12

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/reset/
Daltr,rst-mgr.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/reset/altr,rst-mgr.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Dinh Nguyen <dinguyen@kernel.org>
15 - description: Cyclone5/Arria5/Arria10
16 const: altr,rst-mgr
17 - description: Stratix10 ARM64 SoC
19 - const: altr,stratix10-rst-mgr
20 - const: altr,rst-mgr
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/reset/
Dsocfpga-reset.txt4 - compatible : "altr,rst-mgr" for (Cyclone5/Arria5/Arria10)
5 "altr,stratix10-rst-mgr","altr,rst-mgr" for Stratix10 ARM64 SoC
6 - reg : Should contain 1 register ranges(address and length)
7 - altr,modrst-offset : Should contain the offset of the first modrst register.
8 - #reset-cells: 1
12 #reset-cells = <1>;
13 compatible = "altr,rst-mgr";
15 altr,modrst-offset = <0x10>;
/kernel/linux/linux-6.6/arch/arm64/boot/dts/intel/
Dsocfpga_agilex.dtsi1 // SPDX-License-Identifier: GPL-2.0
6 /dts-v1/;
7 #include <dt-bindings/reset/altr,rst-mgr-s10.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/clock/agilex-clock.h>
13 compatible = "intel,socfpga-agilex";
14 #address-cells = <2>;
15 #size-cells = <2>;
17 reserved-memory {
[all …]
Dsocfpga_agilex5.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
6 /dts-v1/;
7 #include <dt-bindings/reset/altr,rst-mgr-s10.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/interrupt-controller/irq.h>
11 #include <dt-bindings/clock/intel,agilex5-clkmgr.h>
14 compatible = "intel,socfpga-agilex5";
15 #address-cells = <2>;
16 #size-cells = <2>;
[all …]
/kernel/linux/linux-6.6/arch/arm64/boot/dts/altera/
Dsocfpga_stratix10.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
6 /dts-v1/;
7 #include <dt-bindings/reset/altr,rst-mgr-s10.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/clock/stratix10-clock.h>
12 compatible = "altr,socfpga-stratix10";
13 #address-cells = <2>;
14 #size-cells = <2>;
16 reserved-memory {
17 #address-cells = <2>;
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/intel/
Dsocfpga_agilex.dtsi1 // SPDX-License-Identifier: GPL-2.0
6 /dts-v1/;
7 #include <dt-bindings/reset/altr,rst-mgr-s10.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/clock/agilex-clock.h>
12 compatible = "intel,socfpga-agilex";
13 #address-cells = <2>;
14 #size-cells = <2>;
16 reserved-memory {
17 #address-cells = <2>;
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/altera/
Dsocfpga_stratix10.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
6 /dts-v1/;
7 #include <dt-bindings/reset/altr,rst-mgr-s10.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/clock/stratix10-clock.h>
12 compatible = "altr,socfpga-stratix10";
13 #address-cells = <2>;
14 #size-cells = <2>;
16 reserved-memory {
17 #address-cells = <2>;
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/fpga/
Daltera-socfpga-a10-fpga-mgr.txt4 - compatible : should contain "altr,socfpga-a10-fpga-mgr"
5 - reg : base address and size for memory mapped io.
6 - The first index is for FPGA manager register access.
7 - The second index is for writing FPGA configuration data.
8 - resets : Phandle and reset specifier for the device's reset.
9 - clocks : Clocks used by the device.
13 fpga_mgr: fpga-mgr@ffd03000 {
14 compatible = "altr,socfpga-a10-fpga-mgr";
18 resets = <&rst FPGAMGR_RESET>;
Dfpga-region.txt6 - Introduction
7 - Terminology
8 - Sequence
9 - FPGA Region
10 - Supported Use Models
11 - Device Tree Examples
12 - Constraints
82 ---------------- ----------------------------------
85 | ----| | ----------- -------- |
87 | | W | | | ----------- -------- |
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/fpga/
Daltera-socfpga-a10-fpga-mgr.txt4 - compatible : should contain "altr,socfpga-a10-fpga-mgr"
5 - reg : base address and size for memory mapped io.
6 - The first index is for FPGA manager register access.
7 - The second index is for writing FPGA configuration data.
8 - resets : Phandle and reset specifier for the device's reset.
9 - clocks : Clocks used by the device.
13 fpga_mgr: fpga-mgr@ffd03000 {
14 compatible = "altr,socfpga-a10-fpga-mgr";
18 resets = <&rst FPGAMGR_RESET>;
Dfpga-region.txt6 - Introduction
7 - Terminology
8 - Sequence
9 - FPGA Region
10 - Supported Use Models
11 - Device Tree Examples
12 - Constraints
82 ---------------- ----------------------------------
85 | ----| | ----------- -------- |
87 | | W | | | ----------- -------- |
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/intel/socfpga/
Dsocfpga_arria10.dtsi1 // SPDX-License-Identifier: GPL-2.0
6 #include <dt-bindings/interrupt-controller/arm-gic.h>
7 #include <dt-bindings/reset/altr,rst-mgr-a10.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
14 #address-cells = <1>;
15 #size-cells = <0>;
16 enable-method = "altr,socfpga-a10-smp";
19 compatible = "arm,cortex-a9";
22 next-level-cache = <&L2>;
[all …]
Dsocfpga.dtsi1 // SPDX-License-Identifier: GPL-2.0+
6 #include <dt-bindings/reset/altr,rst-mgr.h>
9 #address-cells = <1>;
10 #size-cells = <1>;
22 #address-cells = <1>;
23 #size-cells = <0>;
24 enable-method = "altr,socfpga-smp";
27 compatible = "arm,cortex-a9";
30 next-level-cache = <&L2>;
33 compatible = "arm,cortex-a9";
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dsocfpga_arria10.dtsi1 // SPDX-License-Identifier: GPL-2.0
6 #include <dt-bindings/interrupt-controller/arm-gic.h>
7 #include <dt-bindings/reset/altr,rst-mgr-a10.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
14 #address-cells = <1>;
15 #size-cells = <0>;
16 enable-method = "altr,socfpga-a10-smp";
19 compatible = "arm,cortex-a9";
22 next-level-cache = <&L2>;
[all …]
Dsocfpga.dtsi1 // SPDX-License-Identifier: GPL-2.0+
6 #include <dt-bindings/reset/altr,rst-mgr.h>
9 #address-cells = <1>;
10 #size-cells = <1>;
22 #address-cells = <1>;
23 #size-cells = <0>;
24 enable-method = "altr,socfpga-smp";
27 compatible = "arm,cortex-a9";
30 next-level-cache = <&L2>;
33 compatible = "arm,cortex-a9";
[all …]
/kernel/linux/linux-6.6/drivers/reset/
Dreset-socfpga.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copied from reset-sunxi.c
13 #include <linux/reset-controller.h>
14 #include <linux/reset/reset-simple.h>
32 return -ENOMEM; in a10_reset_init()
39 if (!request_mem_region(res.start, size, np->name)) { in a10_reset_init()
40 ret = -EBUSY; in a10_reset_init()
44 data->membase = ioremap(res.start, size); in a10_reset_init()
45 if (!data->membase) { in a10_reset_init()
46 ret = -ENOMEM; in a10_reset_init()
[all …]
Dreset-a10sr.c1 // SPDX-License-Identifier: GPL-2.0-only
7 * Adapted from reset-socfpga.c
11 #include <linux/mfd/altera-a10sr.h>
15 #include <linux/reset-controller.h>
17 #include <dt-bindings/reset/altr,rst-mgr-a10sr.h>
40 return -EINVAL; in a10sr_reset_shift()
52 return regmap_update_bits(a10r->regmap, index, mask, assert ? 0 : mask); in a10sr_reset_update()
77 ret = regmap_read(a10r->regmap, index, &value); in a10sr_reset_status()
92 struct altr_a10sr *a10sr = dev_get_drvdata(pdev->dev.parent); in a10sr_reset_probe()
95 a10r = devm_kzalloc(&pdev->dev, sizeof(struct a10sr_reset), in a10sr_reset_probe()
[all …]
/kernel/linux/linux-5.10/drivers/reset/
Dreset-socfpga.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copied from reset-sunxi.c
13 #include <linux/reset-controller.h>
14 #include <linux/reset/reset-simple.h>
32 return -ENOMEM; in a10_reset_init()
39 if (!request_mem_region(res.start, size, np->name)) { in a10_reset_init()
40 ret = -EBUSY; in a10_reset_init()
44 data->membase = ioremap(res.start, size); in a10_reset_init()
45 if (!data->membase) { in a10_reset_init()
46 ret = -ENOMEM; in a10_reset_init()
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-socfpga/
Dsocfpga.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (C) 2012-2015 Altera Corporation
12 #include <asm/hardware/cache-l2x0.h>
28 np = of_find_compatible_node(NULL, NULL, "altr,sys-mgr"); in socfpga_sysmgr_init()
30 if (of_property_read_u32(np, "cpu1-start-addr", in socfpga_sysmgr_init()
32 pr_err("SMP: Need cpu1-start-addr in device tree.\n"); in socfpga_sysmgr_init()
40 np = of_find_compatible_node(NULL, NULL, "altr,rst-mgr"); in socfpga_sysmgr_init()
43 np = of_find_compatible_node(NULL, NULL, "altr,sdr-ctl"); in socfpga_sysmgr_init()
110 "altr,socfpga-arria10",
/kernel/linux/linux-6.6/arch/arm/mach-socfpga/
Dsocfpga.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (C) 2012-2015 Altera Corporation
26 np = of_find_compatible_node(NULL, NULL, "altr,sys-mgr"); in socfpga_sysmgr_init()
28 if (of_property_read_u32(np, "cpu1-start-addr", in socfpga_sysmgr_init()
30 pr_err("SMP: Need cpu1-start-addr in device tree.\n"); in socfpga_sysmgr_init()
38 np = of_find_compatible_node(NULL, NULL, "altr,rst-mgr"); in socfpga_sysmgr_init()
41 np = of_find_compatible_node(NULL, NULL, "altr,sdr-ctl"); in socfpga_sysmgr_init()
108 "altr,socfpga-arria10",
/kernel/linux/linux-5.10/include/dt-bindings/reset/
Daltr,rst-mgr-a10sr.h1 /* SPDX-License-Identifier: GPL-2.0-only */
7 * Adapted from altr,rst-mgr-a10.h
Daltr,rst-mgr-s10.h1 /* SPDX-License-Identifier: GPL-2.0-only */
6 * derived from Steffen Trumtrar's "altr,rst-mgr-a10.h"
66 /* 77-79 is empty */
69 /* 82-87 is empty */
87 /* 164-167 is empty */
/kernel/linux/linux-6.6/include/dt-bindings/reset/
Daltr,rst-mgr-a10sr.h1 /* SPDX-License-Identifier: GPL-2.0-only */
7 * Adapted from altr,rst-mgr-a10.h
Daltr,rst-mgr-s10.h1 /* SPDX-License-Identifier: GPL-2.0-only */
6 * derived from Steffen Trumtrar's "altr,rst-mgr-a10.h"
71 /* 82-87 is empty */
90 /* 164-167 is empty */
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/net/can/
Dbosch,c_can.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
12 - Dario Binacchi <dariobin@libero.it>
15 - $ref: can-controller.yaml#
20 - enum:
21 - bosch,c_can
22 - bosch,d_can
23 - ti,dra7-d_can
24 - ti,am3352-d_can
[all …]

12