Home
last modified time | relevance | path

Searched +full:rt2880 +full:- +full:timer (Results 1 – 10 of 10) sorted by relevance

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/timer/
Dralink,rt2880-timer.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/timer/ralink,rt2880-timer.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Timer present in Ralink family SoCs
10 - Sergio Paracuellos <sergio.paracuellos@gmail.com>
14 const: ralink,rt2880-timer
26 - compatible
27 - reg
28 - clocks
[all …]
/kernel/linux/linux-5.10/arch/mips/ralink/
Dtimer.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Ralink RT2880 timer
11 #include <linux/timer.h>
15 #include <asm/mach-ralink/ralink_regs.h>
26 #define TMR0CTL_PRESCALE_VAL (0xf - TMR0CTL_PRESCALER)
39 __raw_writel(val, rt->membase + reg); in rt_timer_w32()
44 return __raw_readl(rt->membase + reg); in rt_timer_r32()
51 rt_timer_w32(rt, TIMER_REG_TMR0LOAD, rt->timer_freq / rt->timer_div); in rt_timer_irq()
60 int err = request_irq(rt->irq, rt_timer_irq, 0, in rt_timer_request()
61 dev_name(rt->dev), rt); in rt_timer_request()
[all …]
Drt288x.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Copyright (C) 2008-2011 Gabor Juhos <juhosg@openwrt.org>
15 #include <asm/mach-ralink/ralink_regs.h>
16 #include <asm/mach-ralink/rt288x.h>
17 #include <asm/mach-ralink/pinmux.h>
62 ralink_clk_add("300100.timer", cpu_rate / 2); in ralink_clk_init()
73 rt_sysc_membase = plat_of_remap_node("ralink,rt2880-sysc"); in ralink_of_remap()
74 rt_memc_membase = plat_of_remap_node("ralink,rt2880-memc"); in ralink_of_remap()
93 soc_info->compatible = "ralink,r2880-soc"; in prom_soc_init()
94 name = "RT2880"; in prom_soc_init()
[all …]
/kernel/linux/linux-6.6/arch/mips/ralink/
Dtimer.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Ralink RT2880 timer
11 #include <linux/timer.h>
15 #include <asm/mach-ralink/ralink_regs.h>
26 #define TMR0CTL_PRESCALE_VAL (0xf - TMR0CTL_PRESCALER)
39 __raw_writel(val, rt->membase + reg); in rt_timer_w32()
44 return __raw_readl(rt->membase + reg); in rt_timer_r32()
51 rt_timer_w32(rt, TIMER_REG_TMR0LOAD, rt->timer_freq / rt->timer_div); in rt_timer_irq()
60 int err = request_irq(rt->irq, rt_timer_irq, 0, in rt_timer_request()
61 dev_name(rt->dev), rt); in rt_timer_request()
[all …]
/kernel/linux/linux-5.10/drivers/staging/mt7621-dts/
Dmt7621.dtsi1 #include <dt-bindings/interrupt-controller/mips-gic.h>
2 #include <dt-bindings/gpio/gpio.h>
5 #address-cells = <1>;
6 #size-cells = <1>;
7 compatible = "mediatek,mt7621-soc";
20 #address-cells = <0>;
21 #interrupt-cells = <1>;
22 interrupt-controller;
23 compatible = "mti,cpu-interrupt-controller";
31 #clock-cells = <0>;
[all …]
/kernel/linux/linux-6.6/drivers/clk/ralink/
Dclk-mtmips.c1 // SPDX-License-Identifier: GPL-2.0
8 #include <linux/clk-provider.h>
12 #include <linux/reset-controller.h>
23 /* RT2880 SoC */
166 { CLK_PERIPH("300100.timer", "bus") },
176 { CLK_PERIPH("10000100.timer", "bus") },
189 { CLK_PERIPH("10000100.timer", "bus") },
202 { CLK_PERIPH("10000100.timer", "periph") },
214 { CLK_PERIPH("10000100.timer", "periph") },
230 struct clk_hw **hws = clk_data->hws; in mtmips_register_pherip_clocks()
[all …]
/kernel/linux/linux-5.10/drivers/watchdog/
Drt2880_wdt.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Ralink RT288x/RT3xxx/MT76xx built-in hardware watchdog timer
20 #include <asm/mach-ralink/ralink_regs.h>
66 rt_wdt_w32(TIMER_REG_TMR1LOAD, w->timeout * rt288x_wdt_freq); in rt288x_wdt_ping()
106 w->timeout = t; in rt288x_wdt_set_timeout()
141 struct device *dev = &pdev->dev; in rt288x_wdt_probe()
175 { .compatible = "ralink,rt2880-wdt" },
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dtango4-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
4 * https://github.com/mansr/linux-tangox
7 #include <dt-bindings/interrupt-controller/arm-gic.h>
15 interrupt-parent = <&gic>;
16 #address-cells = <1>;
17 #size-cells = <1>;
20 compatible = "fixed-factor-clock";
22 clock-mult = <1>;
23 clock-div = <2>;
24 #clock-cells = <0>;
[all …]
/kernel/linux/linux-6.6/drivers/watchdog/
Drt2880_wdt.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Ralink RT288x/RT3xxx/MT76xx built-in hardware watchdog timer
20 #include <asm/mach-ralink/ralink_regs.h>
71 rt_wdt_w32(drvdata->base, TIMER_REG_TMR1LOAD, w->timeout * drvdata->freq); in rt288x_wdt_ping()
81 t = rt_wdt_r32(drvdata->base, TIMER_REG_TMR1CTL); in rt288x_wdt_start()
86 rt_wdt_w32(drvdata->base, TIMER_REG_TMR1CTL, t); in rt288x_wdt_start()
90 t = rt_wdt_r32(drvdata->base, TIMER_REG_TMR1CTL); in rt288x_wdt_start()
92 rt_wdt_w32(drvdata->base, TIMER_REG_TMR1CTL, t); in rt288x_wdt_start()
104 t = rt_wdt_r32(drvdata->base, TIMER_REG_TMR1CTL); in rt288x_wdt_stop()
106 rt_wdt_w32(drvdata->base, TIMER_REG_TMR1CTL, t); in rt288x_wdt_stop()
[all …]
/kernel/linux/linux-6.6/
DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
46 N: [^a-z]tegra all files whose path contains tegra
64 ----------------
83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
85 L: linux-scsi@vger.kernel.org
88 F: drivers/scsi/3w-*
[all …]