Searched full:sdclk (Results 1 – 25 of 58) sorted by relevance
123
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/mmc/ |
| D | cdns,sdhci.yaml | 90 cdns,phy-dll-delay-sdclk:
92 Value of the delay introduced on the sdclk output for all modes except
98 cdns,phy-dll-delay-sdclk-hsmmc:
100 Value of the delay introduced on the sdclk output for HS200, HS400 and
133 cdns,phy-dll-delay-sdclk = <0>;
|
| D | marvell,xenon-sdhci.txt | 131 clocks = <&sdclk>, <&axi_clk>;
167 clocks = <&sdclk>;
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/mmc/ |
| D | cdns,sdhci.yaml | 92 cdns,phy-dll-delay-sdclk:
94 Value of the delay introduced on the sdclk output for all modes except
100 cdns,phy-dll-delay-sdclk-hsmmc:
102 Value of the delay introduced on the sdclk output for HS200, HS400 and
155 cdns,phy-dll-delay-sdclk = <0>;
|
| D | marvell,xenon-sdhci.yaml | 230 clocks = <&sdclk 0>, <&axi_clk 0>;
272 clocks = <&sdclk 0>;
|
| /kernel/linux/linux-5.10/drivers/mmc/host/ |
| D | sdhci-xenon-phy.c | 222 * 1. SDCLK frequency changes.
223 * 2. SDCLK is stopped and re-enabled.
460 * 2. SDCLK is higher than 52MHz in xenon_emmc_phy_strobe_delay_adj()
482 * If eMMC PHY Slow Mode is required in lower speed mode (SDCLK < 55MHz)
771 * PHY setting should be adjusted when SDCLK frequency, Bus Width
|
| D | sdhci-cadence.c | 88 { "cdns,phy-dll-delay-sdclk", SDHCI_CDNS_PHY_DLY_SDCLK, },
89 { "cdns,phy-dll-delay-sdclk-hsmmc", SDHCI_CDNS_PHY_DLY_HSMMC, },
|
| D | sdhci-xenon.c | 50 /* Set SDCLK-off-while-idle */
460 /* Disable SDCLK-Off-While-Idle before card init */ in xenon_sdhc_prepare()
|
| D | sdhci-of-aspeed.c | 269 dev_err(&pdev->dev, "Unable to enable SDCLK\n"); in aspeed_sdc_probe()
|
| D | uniphier-sd.c | 24 #define UNIPHIER_SD_CLKCTL_OFFEN BIT(9) // auto SDCLK stop
|
| /kernel/linux/linux-6.6/drivers/mmc/host/ |
| D | sdhci-xenon-phy.c | 238 * 1. SDCLK frequency changes.
239 * 2. SDCLK is stopped and re-enabled.
490 * 2. SDCLK is higher than 52MHz in xenon_emmc_phy_strobe_delay_adj()
512 * If eMMC PHY Slow Mode is required in lower speed mode (SDCLK < 55MHz)
805 * PHY setting should be adjusted when SDCLK frequency, Bus Width
|
| D | sdhci-of-aspeed.c | 261 * period of SDCLK = period of SDMCLK. in aspeed_sdhci_set_clock()
264 * period of SDCLK = period of SDMCLK * 2 * (EMMC12C[7:6], EMMC[15:8]) in aspeed_sdhci_set_clock()
544 dev_err(&pdev->dev, "Unable to enable SDCLK\n"); in aspeed_sdc_probe()
|
| D | sdhci-cadence.c | 98 { "cdns,phy-dll-delay-sdclk", SDHCI_CDNS_PHY_DLY_SDCLK, },
99 { "cdns,phy-dll-delay-sdclk-hsmmc", SDHCI_CDNS_PHY_DLY_HSMMC, },
|
| D | sdhci-xenon.c | 51 /* Set SDCLK-off-while-idle */
471 /* Disable SDCLK-Off-While-Idle before card init */ in xenon_sdhc_prepare()
|
| D | sdhci-s3c.c | 619 /* HSMMC on Samsung SoCs uses SDCLK as timeout clock */ in sdhci_s3c_probe()
|
| D | uniphier-sd.c | 25 #define UNIPHIER_SD_CLKCTL_OFFEN BIT(9) // auto SDCLK stop
|
| /kernel/linux/linux-6.6/drivers/cpufreq/ |
| D | sa1110-cpufreq.c | 152 * If SDCLK would invalidate the SDRAM timings, in sdram_calculate_timing()
153 * run SDCLK at half speed. in sdram_calculate_timing()
|
| /kernel/linux/linux-5.10/drivers/cpufreq/ |
| D | sa1110-cpufreq.c | 152 * If SDCLK would invalidate the SDRAM timings, in sdram_calculate_timing()
153 * run SDCLK at half speed. in sdram_calculate_timing()
|
| /kernel/linux/linux-6.6/arch/arm64/boot/dts/socionext/ |
| D | uniphier-ld11.dtsi | 462 cdns,phy-dll-delay-sdclk = <21>;
463 cdns,phy-dll-delay-sdclk-hsmmc = <21>;
|
| D | uniphier-pxs3.dtsi | 420 cdns,phy-dll-delay-sdclk = <21>;
421 cdns,phy-dll-delay-sdclk-hsmmc = <21>;
|
| D | uniphier-ld20.dtsi | 598 cdns,phy-dll-delay-sdclk = <21>;
599 cdns,phy-dll-delay-sdclk-hsmmc = <21>;
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/socionext/ |
| D | uniphier-ld11.dtsi | 455 cdns,phy-dll-delay-sdclk = <21>;
456 cdns,phy-dll-delay-sdclk-hsmmc = <21>;
|
| D | uniphier-pxs3.dtsi | 411 cdns,phy-dll-delay-sdclk = <21>;
412 cdns,phy-dll-delay-sdclk-hsmmc = <21>;
|
| D | uniphier-ld20.dtsi | 585 cdns,phy-dll-delay-sdclk = <21>;
586 cdns,phy-dll-delay-sdclk-hsmmc = <21>;
|
| /kernel/linux/linux-5.10/arch/arm/mach-pxa/ |
| D | mxm8x10.c | 175 GPIO22 - SDCLK
|
| /kernel/linux/linux-6.6/drivers/pinctrl/uniphier/ |
| D | pinctrl-uniphier-nx1.c | 18 UNIPHIER_PINCTRL_PIN(1, "SDCLK", UNIPHIER_PIN_IECTRL_EXIST,
|
123