| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/mmc/ |
| D | sdhci.txt | 7 - sdhci-caps-mask: The sdhci capabilities register is incorrect. This 64bit 8 property corresponds to the bits in the sdhci capability register. If the bit 9 is on in the mask then the bit is incorrect in the register and should be 10 turned off, before applying sdhci-caps. 11 - sdhci-caps: The sdhci capabilities register is incorrect. This 64bit 12 property corresponds to the bits in the sdhci capability register. If the
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/mmc/ |
| D | sdhci.txt | 7 - sdhci-caps-mask: The sdhci capabilities register is incorrect. This 64bit 8 property corresponds to the bits in the sdhci capability register. If the bit 9 is on in the mask then the bit is incorrect in the register and should be 10 turned off, before applying sdhci-caps. 11 - sdhci-caps: The sdhci capabilities register is incorrect. This 64bit 12 property corresponds to the bits in the sdhci capability register. If the
|
| D | sdhci-common.yaml | 1 # SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/mmc/sdhci-common.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: SDHCI Controller Common Properties 10 - Adrian Hunter <adrian.hunter@intel.com> 13 Common properties present on Secure Digital Host Controller Interface (SDHCI) 17 sdhci-caps: 20 Additionally present SDHCI capabilities - values for SDHCI_CAPABILITIES 23 sdhci-caps-mask: [all …]
|
| /kernel/linux/linux-6.6/drivers/mmc/host/ |
| D | sdhci-iproc.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * iProc SDHCI platform driver 14 #include "sdhci-pltfm.h" 18 u32 caps; member 36 u32 val = readl(host->ioaddr + reg); in sdhci_iproc_readl() 39 mmc_hostname(host->mmc), reg, val); in sdhci_iproc_readl() 50 if ((reg == SDHCI_TRANSFER_MODE) && iproc_host->is_cmd_shadowed) { in sdhci_iproc_readw() 52 val = iproc_host->shadow_cmd; in sdhci_iproc_readw() 54 iproc_host->is_blk_shadowed) { in sdhci_iproc_readw() 56 val = iproc_host->shadow_blk; in sdhci_iproc_readw() [all …]
|
| D | sdhci-omap.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * SDHCI Controller driver for TI's OMAP SoCs 11 #include <linux/mmc/slot-gpio.h> 23 #include "sdhci-pltfm.h" 97 /* sdhci-omap controller flags */ 103 u32 offset; /* Offset for SDHCI regs from base */ 142 return readl(host->base + host->omap_offset + offset); in sdhci_omap_readl() 148 writel(data, host->base + host->omap_offset + offset); in sdhci_omap_writel() 155 struct device *dev = omap_host->dev; in sdhci_omap_set_pbias() 157 if (IS_ERR(omap_host->pbias)) in sdhci_omap_set_pbias() [all …]
|
| D | sdhci-brcmstb.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * sdhci-brcmstb.c Support for SDHCI on Broadcom BRCMSTB SoC's 15 #include "sdhci-cqhci.h" 16 #include "sdhci-pltfm.h" 55 static void brcmstb_reset(struct sdhci_host *host, u8 mask) in brcmstb_reset() argument 60 sdhci_and_cqhci_reset(host, mask); in brcmstb_reset() 62 /* Reset will clear this, so re-enable it */ in brcmstb_reset() 63 if (priv->flags & BRCMSTB_PRIV_FLAGS_GATE_CLOCK) in brcmstb_reset() 73 dev_dbg(mmc_dev(mmc), "%s(): Setting HS400-Enhanced-Strobe mode\n", in sdhci_brcmstb_hs400es() 75 reg = readl(host->ioaddr + SDHCI_VENDOR); in sdhci_brcmstb_hs400es() [all …]
|
| D | sdhci-pxav3.c | 1 // SPDX-License-Identifier: GPL-2.0-only 27 #include "sdhci.h" 28 #include "sdhci-pltfm.h" 80 dev_err(&pdev->dev, "no mbus dram info\n"); in mv_conf_mbus_windows() 81 return -EINVAL; in mv_conf_mbus_windows() 86 dev_err(&pdev->dev, "cannot get mbus registers\n"); in mv_conf_mbus_windows() 87 return -EINVAL; in mv_conf_mbus_windows() 90 regs = ioremap(res->start, resource_size(res)); in mv_conf_mbus_windows() 92 dev_err(&pdev->dev, "cannot map mbus registers\n"); in mv_conf_mbus_windows() 93 return -ENOMEM; in mv_conf_mbus_windows() [all …]
|
| D | sdhci_am654.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * sdhci_am654.c - SDHCI driver for TI's AM654 SOCs 5 * Copyright (C) 2018 Texas Instruments Incorporated - https://www.ti.com 18 #include "sdhci-cqhci.h" 19 #include "sdhci-pltfm.h" 88 #define SDHCI_AM654_AUTOSUSPEND_DELAY -1 107 [MMC_TIMING_LEGACY] = {"ti,otap-del-sel-legacy", 108 "ti,itap-del-sel-legacy", 110 [MMC_TIMING_MMC_HS] = {"ti,otap-del-sel-mmc-hs", 111 "ti,itap-del-sel-mmc-hs", [all …]
|
| D | sdhci-pxav2.c | 1 // SPDX-License-Identifier: GPL-2.0-only 26 #include "sdhci.h" 27 #include "sdhci-pltfm.h" 53 static void pxav2_reset(struct sdhci_host *host, u8 mask) in pxav2_reset() argument 55 struct platform_device *pdev = to_platform_device(mmc_dev(host->mmc)); in pxav2_reset() 56 struct sdhci_pxa_platdata *pdata = pdev->dev.platform_data; in pxav2_reset() 58 sdhci_reset(host, mask); in pxav2_reset() 60 if (mask == SDHCI_RESET_ALL) { in pxav2_reset() 67 if (pdata && pdata->clk_delay_sel == 1) { in pxav2_reset() 68 tmp = readw(host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); in pxav2_reset() [all …]
|
| D | sdhci-of-at91.c | 1 // SPDX-License-Identifier: GPL-2.0-only 17 #include <linux/mmc/slot-gpio.h> 24 #include "sdhci-pltfm.h" 57 mc1r = readb(host->ioaddr + SDMMC_MC1R); in sdhci_at91_set_force_card_detect() 59 writeb(mc1r, host->ioaddr + SDMMC_MC1R); in sdhci_at91_set_force_card_detect() 66 host->mmc->actual_clock = 0; in sdhci_at91_set_clock() 71 * internal clock, changing the configuration and re-enabling the in sdhci_at91_set_clock() 83 clk = sdhci_calc_clk(host, clock, &host->mmc->actual_clock); in sdhci_at91_set_clock() 92 mmc_hostname(host->mmc)); in sdhci_at91_set_clock() 113 static void sdhci_at91_reset(struct sdhci_host *host, u8 mask) in sdhci_at91_reset() argument [all …]
|
| D | sdhci-esdhc-mcf.c | 1 // SPDX-License-Identifier: GPL-2.0 11 #include <linux/platform_data/mmc-esdhc-mcf.h> 13 #include "sdhci-pltfm.h" 14 #include "sdhci-esdhc.h" 47 u32 mask, u32 val, int reg) in esdhc_clrset_be() argument 49 void __iomem *base = host->ioaddr + (reg & ~3); in esdhc_clrset_be() 52 mask <<= shift; in esdhc_clrset_be() 58 writel((readl(base) & ~mask) | val, base); in esdhc_clrset_be() 62 * Note: mcf is big-endian, single bytes need to be accessed at big endian 67 void __iomem *base = host->ioaddr + (reg & ~3); in esdhc_mcf_writeb_be() [all …]
|
| D | sdhci-acpi.c | 1 // SPDX-License-Identifier: GPL-2.0-only 13 #include <linux/pinctrl/pinconf-generic.h> 17 #include <linux/dma-mapping.h> 32 #include <linux/mmc/slot-gpio.h> 39 #include "sdhci.h" 51 unsigned long caps; member 60 unsigned long caps; member 90 return (void *)c->private; in sdhci_acpi_priv() 95 return c->slot && (c->slot->flags & flag); in sdhci_acpi_flag() 127 return -EOPNOTSUPP; in __intel_dsm() [all …]
|
| D | sdhci-xenon.c | 1 // SPDX-License-Identifier: GPL-2.0-only 8 * Date: 2016-8-24 22 #include "sdhci-pltfm.h" 23 #include "sdhci-xenon.h" 42 dev_err(mmc_dev(host->mmc), "Internal clock never stabilised.\n"); in xenon_enable_internal_clk() 43 return -ETIMEDOUT; in xenon_enable_internal_clk() 51 /* Set SDCLK-off-while-idle */ 56 u32 mask; in xenon_set_sdclk_off_idle() local 60 mask = (0x1 << (XENON_SDCLK_IDLEOFF_ENABLE_SHIFT + sdhc_id)); in xenon_set_sdclk_off_idle() 62 reg |= mask; in xenon_set_sdclk_off_idle() [all …]
|
| D | sdhci.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * linux/drivers/mmc/host/sdhci.c - Secure Digital Host Controller Interface driver 5 * Copyright (C) 2005-2008 Pierre Ossman, All Rights Reserved. 9 * - JMicron (hardware and technical support) 19 #include <linux/dma-mapping.h> 33 #include <linux/mmc/slot-gpio.h> 35 #include "sdhci.h" 37 #define DRIVER_NAME "sdhci" 40 pr_debug("%s: " DRIVER_NAME ": " f, mmc_hostname(host->mmc), ## x) 43 pr_err("%s: " DRIVER_NAME ": " f, mmc_hostname(host->mmc), ## x) [all …]
|
| /kernel/linux/linux-5.10/drivers/mmc/host/ |
| D | sdhci-iproc.c | 15 * iProc SDHCI platform driver 24 #include "sdhci-pltfm.h" 28 u32 caps; member 45 u32 val = readl(host->ioaddr + reg); in sdhci_iproc_readl() 48 mmc_hostname(host->mmc), reg, val); in sdhci_iproc_readl() 59 if ((reg == SDHCI_TRANSFER_MODE) && iproc_host->is_cmd_shadowed) { in sdhci_iproc_readw() 61 val = iproc_host->shadow_cmd; in sdhci_iproc_readw() 63 iproc_host->is_blk_shadowed) { in sdhci_iproc_readw() 65 val = iproc_host->shadow_blk; in sdhci_iproc_readw() 83 mmc_hostname(host->mmc), reg, val); in sdhci_iproc_writel() [all …]
|
| D | sdhci-brcmstb.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * sdhci-brcmstb.c Support for SDHCI on Broadcom BRCMSTB SoC's 15 #include "sdhci-cqhci.h" 16 #include "sdhci-pltfm.h" 52 void brcmstb_reset(struct sdhci_host *host, u8 mask) in brcmstb_reset() argument 57 sdhci_and_cqhci_reset(host, mask); in brcmstb_reset() 59 /* Reset will clear this, so re-enable it */ in brcmstb_reset() 60 if (priv->flags & BRCMSTB_PRIV_FLAGS_GATE_CLOCK) in brcmstb_reset() 70 dev_dbg(mmc_dev(mmc), "%s(): Setting HS400-Enhanced-Strobe mode\n", in sdhci_brcmstb_hs400es() 72 reg = readl(host->ioaddr + SDHCI_VENDOR); in sdhci_brcmstb_hs400es() [all …]
|
| D | sdhci-pxav2.c | 1 // SPDX-License-Identifier: GPL-2.0-only 24 #include "sdhci.h" 25 #include "sdhci-pltfm.h" 44 static void pxav2_reset(struct sdhci_host *host, u8 mask) in pxav2_reset() argument 46 struct platform_device *pdev = to_platform_device(mmc_dev(host->mmc)); in pxav2_reset() 47 struct sdhci_pxa_platdata *pdata = pdev->dev.platform_data; in pxav2_reset() 49 sdhci_reset(host, mask); in pxav2_reset() 51 if (mask == SDHCI_RESET_ALL) { in pxav2_reset() 58 if (pdata && pdata->clk_delay_sel == 1) { in pxav2_reset() 59 tmp = readw(host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); in pxav2_reset() [all …]
|
| D | sdhci-pxav3.c | 1 // SPDX-License-Identifier: GPL-2.0-only 27 #include "sdhci.h" 28 #include "sdhci-pltfm.h" 80 dev_err(&pdev->dev, "no mbus dram info\n"); in mv_conf_mbus_windows() 81 return -EINVAL; in mv_conf_mbus_windows() 86 dev_err(&pdev->dev, "cannot get mbus registers\n"); in mv_conf_mbus_windows() 87 return -EINVAL; in mv_conf_mbus_windows() 90 regs = ioremap(res->start, resource_size(res)); in mv_conf_mbus_windows() 92 dev_err(&pdev->dev, "cannot map mbus registers\n"); in mv_conf_mbus_windows() 93 return -ENOMEM; in mv_conf_mbus_windows() [all …]
|
| D | sdhci-omap.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * SDHCI Controller driver for TI's OMAP SoCs 11 #include <linux/mmc/slot-gpio.h> 22 #include "sdhci-pltfm.h" 89 /* sdhci-omap controller flags */ 128 return readl(host->base + offset); in sdhci_omap_readl() 134 writel(data, host->base + offset); in sdhci_omap_writel() 141 struct device *dev = omap_host->dev; in sdhci_omap_set_pbias() 143 if (IS_ERR(omap_host->pbias)) in sdhci_omap_set_pbias() 147 ret = regulator_set_voltage(omap_host->pbias, iov, iov); in sdhci_omap_set_pbias() [all …]
|
| D | sdhci-of-at91.c | 1 // SPDX-License-Identifier: GPL-2.0-only 17 #include <linux/mmc/slot-gpio.h> 24 #include "sdhci-pltfm.h" 57 mc1r = readb(host->ioaddr + SDMMC_MC1R); in sdhci_at91_set_force_card_detect() 59 writeb(mc1r, host->ioaddr + SDMMC_MC1R); in sdhci_at91_set_force_card_detect() 66 host->mmc->actual_clock = 0; in sdhci_at91_set_clock() 71 * internal clock, changing the configuration and re-enabling the in sdhci_at91_set_clock() 83 clk = sdhci_calc_clk(host, clock, &host->mmc->actual_clock); in sdhci_at91_set_clock() 92 mmc_hostname(host->mmc)); in sdhci_at91_set_clock() 113 static void sdhci_at91_reset(struct sdhci_host *host, u8 mask) in sdhci_at91_reset() argument [all …]
|
| D | sdhci_am654.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * sdhci_am654.c - SDHCI driver for TI's AM654 SOCs 5 * Copyright (C) 2018 Texas Instruments Incorporated - https://www.ti.com 18 #include "sdhci-cqhci.h" 19 #include "sdhci-pltfm.h" 106 [MMC_TIMING_LEGACY] = {"ti,otap-del-sel-legacy", 107 "ti,itap-del-sel-legacy", 109 [MMC_TIMING_MMC_HS] = {"ti,otap-del-sel-mmc-hs", 110 "ti,itap-del-sel-mmc-hs", 112 [MMC_TIMING_SD_HS] = {"ti,otap-del-sel-sd-hs", [all …]
|
| D | sdhci-esdhc-mcf.c | 1 // SPDX-License-Identifier: GPL-2.0 11 #include <linux/platform_data/mmc-esdhc-mcf.h> 13 #include "sdhci-pltfm.h" 14 #include "sdhci-esdhc.h" 47 u32 mask, u32 val, int reg) in esdhc_clrset_be() argument 49 void __iomem *base = host->ioaddr + (reg & ~3); in esdhc_clrset_be() 52 mask <<= shift; in esdhc_clrset_be() 58 writel((readl(base) & ~mask) | val, base); in esdhc_clrset_be() 62 * Note: mcf is big-endian, single bytes need to be accessed at big endian 67 void __iomem *base = host->ioaddr + (reg & ~3); in esdhc_mcf_writeb_be() [all …]
|
| D | sdhci-acpi.c | 1 // SPDX-License-Identifier: GPL-2.0-only 15 #include <linux/dma-mapping.h> 30 #include <linux/mmc/slot-gpio.h> 34 #include <asm/intel-family.h> 39 #include "sdhci.h" 51 unsigned long caps; member 60 unsigned long caps; member 88 return (void *)c->private; in sdhci_acpi_priv() 93 return c->slot && (c->slot->flags & flag); in sdhci_acpi_flag() 125 return -EOPNOTSUPP; in __intel_dsm() [all …]
|
| D | sdhci-xenon.c | 1 // SPDX-License-Identifier: GPL-2.0-only 8 * Date: 2016-8-24 21 #include "sdhci-pltfm.h" 22 #include "sdhci-xenon.h" 41 dev_err(mmc_dev(host->mmc), "Internal clock never stabilised.\n"); in xenon_enable_internal_clk() 42 return -ETIMEDOUT; in xenon_enable_internal_clk() 50 /* Set SDCLK-off-while-idle */ 55 u32 mask; in xenon_set_sdclk_off_idle() local 59 mask = (0x1 << (XENON_SDCLK_IDLEOFF_ENABLE_SHIFT + sdhc_id)); in xenon_set_sdclk_off_idle() 61 reg |= mask; in xenon_set_sdclk_off_idle() [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/aspeed/ |
| D | aspeed-ast2600-evb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 4 /dts-v1/; 6 #include "aspeed-g6.dtsi" 7 #include <dt-bindings/gpio/aspeed-gpio.h> 11 compatible = "aspeed,ast2600-evb", "aspeed,ast2600"; 26 reserved-memory { 27 #address-cells = <1>; 28 #size-cells = <1>; 34 compatible = "shared-dma-pool"; 41 compatible = "shared-dma-pool"; [all …]
|