Home
last modified time | relevance | path

Searched +full:spi +full:- +full:lsb +full:- +full:first (Results 1 – 25 of 118) sorted by relevance

12345

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/spi/
Dicpdas-lp8841-spi-rtc.txt1 * ICP DAS LP-8841 SPI Controller for RTC
3 ICP DAS LP-8841 contains a DS-1302 RTC. RTC is connected to an IO
4 memory register, which acts as an SPI master device.
6 The device uses the standard MicroWire half-duplex transfer timing.
13 - #address-cells: should be 1
15 - #size-cells: should be 0
17 - compatible: should be "icpdas,lp8841-spi-rtc"
19 - reg: should provide IO memory address
21 Requirements to SPI slave nodes:
23 - There can be only one slave device.
[all …]
Dspi-peripheral-props.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/spi/spi-peripheral-props.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Peripheral-specific properties for a SPI bus.
10 Many SPI controllers need to add properties to peripheral devices. They could
11 be common properties like spi-max-frequency, spi-cpha, etc. or they could be
13 need to be defined in the peripheral node because they are per-peripheral and
19 - Mark Brown <broonie@kernel.org>
27 - minimum: 0
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/spi/
Dicpdas-lp8841-spi-rtc.txt1 * ICP DAS LP-8841 SPI Controller for RTC
3 ICP DAS LP-8841 contains a DS-1302 RTC. RTC is connected to an IO
4 memory register, which acts as an SPI master device.
6 The device uses the standard MicroWire half-duplex transfer timing.
13 - #address-cells: should be 1
15 - #size-cells: should be 0
17 - compatible: should be "icpdas,lp8841-spi-rtc"
19 - reg: should provide IO memory address
21 Requirements to SPI slave nodes:
23 - There can be only one slave device.
[all …]
Dspi-controller.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/spi/spi-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: SPI Controller Generic Binding
10 - Mark Brown <broonie@kernel.org>
13 SPI busses can be described with a node for the SPI controller device
14 and a set of child nodes for each SPI slave on the bus. The system SPI
15 controller may be described for use in SPI master mode or in SPI slave mode,
20 pattern: "^spi(@.*|-[0-9a-f])*$"
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/rtc/
Dmaxim-ds1302.txt1 * Maxim/Dallas Semiconductor DS-1302 RTC
5 The device uses the standard MicroWire half-duplex transfer timing.
12 - compatible : Should be "maxim,ds1302"
14 Required SPI properties:
16 - reg : Should be address of the device chip select within
19 - spi-max-frequency : DS-1302 has 500 kHz if powered at 2.2V,
22 - spi-3wire : The device has a shared signal IN/OUT line.
24 - spi-lsb-first : DS-1302 requires least significant bit first
27 - spi-cs-high: DS-1302 has active high chip select line. This is
32 spi@901c {
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/rtc/
Dmaxim-ds1302.txt1 * Maxim/Dallas Semiconductor DS-1302 RTC
5 The device uses the standard MicroWire half-duplex transfer timing.
12 - compatible : Should be "maxim,ds1302"
14 Required SPI properties:
16 - reg : Should be address of the device chip select within
19 - spi-max-frequency : DS-1302 has 500 kHz if powered at 2.2V,
22 - spi-3wire : The device has a shared signal IN/OUT line.
24 - spi-lsb-first : DS-1302 requires least significant bit first
27 - spi-cs-high: DS-1302 has active high chip select line. This is
32 spi@901c {
[all …]
/kernel/linux/linux-5.10/drivers/iio/adc/
Dmax11100.c1 // SPDX-License-Identifier: GPL-2.0
6 * Copyright (C) 2016-17 Renesas Electronics Corporation
7 * Copyright (C) 2016-17 Jacopo Mondi
14 #include <linux/spi/spi.h>
20 * LSB is the ADC single digital step
21 * 1 LSB = (vref_mv / 2 ^ 16)
23 * LSB is used to calculate analog voltage value
26 * Ain = (count * LSB)
32 struct spi_device *spi; member
54 ret = spi_read(state->spi, state->buffer, sizeof(state->buffer)); in max11100_read_single()
[all …]
/kernel/linux/linux-6.6/drivers/iio/adc/
Dmax11100.c1 // SPDX-License-Identifier: GPL-2.0
6 * Copyright (C) 2016-17 Renesas Electronics Corporation
7 * Copyright (C) 2016-17 Jacopo Mondi
14 #include <linux/spi/spi.h>
21 * LSB is the ADC single digital step
22 * 1 LSB = (vref_mv / 2 ^ 16)
24 * LSB is used to calculate analog voltage value
27 * Ain = (count * LSB)
33 struct spi_device *spi; member
55 ret = spi_read(state->spi, state->buffer, sizeof(state->buffer)); in max11100_read_single()
[all …]
/kernel/linux/linux-5.10/tools/spi/
Dspidev_fdx.c1 // SPDX-License-Identifier: GPL-2.0
13 #include <linux/spi/spidev.h>
42 status -= 2; in do_read()
44 while (status-- > 0) in do_read()
75 for (bp = buf; len; len--) in do_msg()
82 __u8 lsb, bits; in dumpstat() local
86 perror("SPI rd_mode"); in dumpstat()
89 if (ioctl(fd, SPI_IOC_RD_LSB_FIRST, &lsb) < 0) { in dumpstat()
90 perror("SPI rd_lsb_fist"); in dumpstat()
94 perror("SPI bits_per_word"); in dumpstat()
[all …]
/kernel/linux/linux-6.6/tools/spi/
Dspidev_fdx.c1 // SPDX-License-Identifier: GPL-2.0
13 #include <linux/spi/spidev.h>
42 status -= 2; in do_read()
44 while (status-- > 0) in do_read()
75 for (bp = buf; len; len--) in do_msg()
82 __u8 lsb, bits; in dumpstat() local
86 perror("SPI rd_mode"); in dumpstat()
89 if (ioctl(fd, SPI_IOC_RD_LSB_FIRST, &lsb) < 0) { in dumpstat()
90 perror("SPI rd_lsb_fist"); in dumpstat()
94 perror("SPI bits_per_word"); in dumpstat()
[all …]
/kernel/linux/linux-6.6/drivers/mfd/
Docelot-spi.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 * SPI core driver for the Ocelot chip family.
6 * SPI to the VSC7511, VSC7512, VSC7513 and VSC7514 chips. The main functions
7 * are to prepare the chip's SPI interface for a specific bus speed, and a host
11 * Copyright 2021-2022 Innovative Advantage Inc.
13 * Author: Colin Foster <colin.foster@in-advantage.com>
24 #include <linux/spi/spi.h>
63 * The SPI address must be big-endian, but we want the payload to match in ocelot_spi_initialize()
68 * 0b00: little-endian, MSB first in ocelot_spi_initialize()
72 * 0b01: big-endian, MSB first in ocelot_spi_initialize()
[all …]
/kernel/linux/linux-6.6/drivers/spi/
Dspi-fsl-spi.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Freescale SPI controller driver.
10 * CPM SPI and QE buffer descriptors mode support:
19 #include <linux/dma-mapping.h>
33 #include <linux/spi/spi.h>
34 #include <linux/spi/spi_bitbang.h>
45 #include "spi-fsl-lib.h"
46 #include "spi-fsl-cpm.h"
47 #include "spi-fsl-spi.h"
66 .compatible = "fsl,spi",
[all …]
Dspi-lp8841-rtc.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * SPI master driver for ICP DAS LP-8841 RTC
11 * Copyright (C) 2003 - 2007 Paul Mundt
18 #include <linux/spi/spi.h>
29 * REVISIT If there is support for SPI_3WIRE and SPI_LSB_FIRST in SPI
30 * GPIO driver, this SPI driver can be replaced by a simple GPIO driver
43 data->state |= SPI_LP8841_RTC_CLK; in setsck()
45 data->state &= ~SPI_LP8841_RTC_CLK; in setsck()
46 writeb(data->state, data->iomem); in setsck()
53 data->state |= SPI_LP8841_RTC_MOSI; in setmosi()
[all …]
Dspi-ppc4xx.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * SPI_PPC4XX SPI controller driver.
9 * Based in part on drivers/spi/spi_s3c24xx.c
17 * The PPC4xx SPI controller has no FIFO so each sent/received byte will
20 * during SPI transfers by setting max_speed_hz via the device tree.
33 #include <linux/spi/spi.h>
34 #include <linux/spi/spi_bitbang.h>
38 #include <asm/dcr-regs.h>
40 /* bits in mode register - bit 0 is MSb */
53 * SPI_PPC4XX_MODE_RD = 0 means "MSB first" - this is the normal mode
[all …]
Dspi-pic32-sqi.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * PIC32 Quad SPI controller driver.
10 #include <linux/dma-mapping.h>
18 #include <linux/spi/spi.h>
112 #define BD_DUAL BIT(22) /* Dual SPI */
113 #define BD_QUAD BIT(23) /* Quad SPI */
114 #define BD_LSBF BIT(25) /* LSB First */
117 #define BD_CS_DEASSERT BIT(30) /* de-assert CS after current BD */
121 * struct ring_desc - Representation of SQI ring descriptor
136 #define PESQI_BD_COUNT 256 /* max 64KB data per spi message */
[all …]
/kernel/linux/linux-5.10/drivers/spi/
Dspi-lp8841-rtc.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * SPI master driver for ICP DAS LP-8841 RTC
11 * Copyright (C) 2003 - 2007 Paul Mundt
19 #include <linux/spi/spi.h>
30 * REVISIT If there is support for SPI_3WIRE and SPI_LSB_FIRST in SPI
31 * GPIO driver, this SPI driver can be replaced by a simple GPIO driver
44 data->state |= SPI_LP8841_RTC_CLK; in setsck()
46 data->state &= ~SPI_LP8841_RTC_CLK; in setsck()
47 writeb(data->state, data->iomem); in setsck()
54 data->state |= SPI_LP8841_RTC_MOSI; in setmosi()
[all …]
Dspi-fsl-spi.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Freescale SPI controller driver.
10 * CPM SPI and QE buffer descriptors mode support:
19 #include <linux/dma-mapping.h>
33 #include <linux/spi/spi.h>
34 #include <linux/spi/spi_bitbang.h>
45 #include "spi-fsl-lib.h"
46 #include "spi-fsl-cpm.h"
47 #include "spi-fsl-spi.h"
66 .compatible = "fsl,spi",
[all …]
Dspi-ppc4xx.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * SPI_PPC4XX SPI controller driver.
9 * Based in part on drivers/spi/spi_s3c24xx.c
17 * The PPC4xx SPI controller has no FIFO so each sent/received byte will
20 * during SPI transfers by setting max_speed_hz via the device tree.
34 #include <linux/spi/spi.h>
35 #include <linux/spi/spi_bitbang.h>
39 #include <asm/dcr-regs.h>
41 /* bits in mode register - bit 0 is MSb */
54 * SPI_PPC4XX_MODE_RD = 0 means "MSB first" - this is the normal mode
[all …]
Dspi-pic32-sqi.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * PIC32 Quad SPI controller driver.
10 #include <linux/dma-mapping.h>
18 #include <linux/spi/spi.h>
112 #define BD_DUAL BIT(22) /* Dual SPI */
113 #define BD_QUAD BIT(23) /* Quad SPI */
114 #define BD_LSBF BIT(25) /* LSB First */
117 #define BD_CS_DEASSERT BIT(30) /* de-assert CS after current BD */
121 * struct ring_desc - Representation of SQI ring descriptor
136 #define PESQI_BD_COUNT 256 /* max 64KB data per spi message */
[all …]
/kernel/linux/linux-5.10/Documentation/spi/
Dspidev.rst2 SPI userspace API
5 SPI devices have a limited userspace API, supporting basic half-duplex
6 read() and write() access to SPI slave devices. Using ioctl() requests,
15 #include <linux/spi/spidev.h>
19 * Prototyping in an environment that's not crash-prone; stray pointers
23 as SPI slaves, which you may need to change quite often.
35 Set up the other device characteristics (bits per word, SPI clocking,
42 When you do that, the sysfs node for the SPI device will include a child
45 busybox; it's less featureful, but often enough.) For a SPI device with
54 as usual, the SPI device node will
[all …]
/kernel/linux/linux-6.6/Documentation/spi/
Dspidev.rst2 SPI userspace API
5 SPI devices have a limited userspace API, supporting basic half-duplex
6 read() and write() access to SPI slave devices. Using ioctl() requests,
15 #include <linux/spi/spidev.h>
19 * Prototyping in an environment that's not crash-prone; stray pointers
23 as SPI slaves, which you may need to change quite often.
33 The spidev driver contains lists of SPI devices that are supported for
36 The following are the SPI device tables supported by the spidev driver:
38 - struct spi_device_id spidev_spi_ids[]: list of devices that can be
42 - struct of_device_id spidev_dt_ids[]: list of devices that can be
[all …]
/kernel/linux/linux-5.10/drivers/crypto/caam/
Dpdb.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 * Copyright 2008-2016 Freescale Semiconductor, Inc.
14 * PDB- IPSec ESP Header Modification Options
19 * Encap and Decap - Decrement TTL (Hop Limit) - Based on the value of the
27 * Decap - DiffServ Copy - Copy the IPv4 TOS or IPv6 Traffic Class byte
32 * Encap- Copy DF bit -if an IPv4 tunnel mode outer IP header is coming from
47 * PDB - IPSec ESP Encap/Decap Options
50 #define PDBOPTS_ESP_ARS32 0x40 /* 32-entry antireplay window */
51 #define PDBOPTS_ESP_ARS128 0x80 /* 128-entry antireplay window */
52 #define PDBOPTS_ESP_ARS64 0xc0 /* 64-entry antireplay window */
[all …]
/kernel/linux/linux-6.6/drivers/crypto/caam/
Dpdb.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 * Copyright 2008-2016 Freescale Semiconductor, Inc.
14 * PDB- IPSec ESP Header Modification Options
19 * Encap and Decap - Decrement TTL (Hop Limit) - Based on the value of the
27 * Decap - DiffServ Copy - Copy the IPv4 TOS or IPv6 Traffic Class byte
32 * Encap- Copy DF bit -if an IPv4 tunnel mode outer IP header is coming from
47 * PDB - IPSec ESP Encap/Decap Options
50 #define PDBOPTS_ESP_ARS32 0x40 /* 32-entry antireplay window */
51 #define PDBOPTS_ESP_ARS128 0x80 /* 128-entry antireplay window */
52 #define PDBOPTS_ESP_ARS64 0xc0 /* 64-entry antireplay window */
[all …]
/kernel/linux/linux-6.6/drivers/clk/
Dclk-lmk04832.c1 // SPDX-License-Identifier: GPL-2.0
3 * LMK04832 Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner
14 #include <linux/clk-provider.h>
20 #include <linux/spi/spi.h>
22 /* 0x000 - 0x00d System Functions */
34 /* 0x100 - 0x137 Device Clock and SYSREF Clock Output Control */
75 /* 0x138 - 0x145 SYSREF, SYNC, and Device Config */
124 /* 0x146 - 0x14a CLKin Control */
134 /* 0x14b - 0x152 Holdover */
136 /* 0x153 - 0x15f PLL1 Configuration */
[all …]
/kernel/linux/linux-5.10/drivers/fpga/
Daltera-ps-spi.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Altera Passive Serial SPI Driver
9 * Manage Altera FPGA firmware that is loaded over SPI using the passive
18 #include <linux/fpga/fpga-mgr.h>
23 #include <linux/spi/spi.h>
43 struct spi_device *spi; member
82 { .compatible = "altr,fpga-passive-serial", .data = &c5_data },
83 { .compatible = "altr,fpga-arria10-passive-serial", .data = &a10_data },
90 struct altera_ps_conf *conf = mgr->priv; in altera_ps_state()
92 if (gpiod_get_value_cansleep(conf->status)) in altera_ps_state()
[all …]

12345