Home
last modified time | relevance | path

Searched +full:tx +full:- +full:clk +full:- +full:adj +full:- +full:enabled (Results 1 – 13 of 13) sorted by relevance

/kernel/linux/linux-6.6/arch/riscv/boot/dts/starfive/
Djh7110-starfive-visionfive-2-v1.3b.dts1 // SPDX-License-Identifier: GPL-2.0 OR MIT
7 /dts-v1/;
8 #include "jh7110-starfive-visionfive-2.dtsi"
12 compatible = "starfive,visionfive-2-v1.3b", "starfive,jh7110";
16 starfive,tx-use-rgmii-clk;
17 assigned-clocks = <&aoncrg JH7110_AONCLK_GMAC0_TX>;
18 assigned-clock-parents = <&aoncrg JH7110_AONCLK_GMAC0_RMII_RTX>;
22 starfive,tx-use-rgmii-clk;
23 assigned-clocks = <&syscrg JH7110_SYSCLK_GMAC1_TX>;
24 assigned-clock-parents = <&syscrg JH7110_SYSCLK_GMAC1_RMII_RTX>;
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/net/
Dmotorcomm,yt8xxx.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Frank Sae <frank.sae@motor-comm.com>
13 - $ref: ethernet-phy.yaml#
18 - ethernet-phy-id4f51.e91a
19 - ethernet-phy-id4f51.e91b
21 rx-internal-delay-ps:
24 internal delay (phy-mode is 'rgmii-id' or 'rgmii-rxid') in pico-seconds.
30 tx-internal-delay-ps:
[all …]
/kernel/linux/linux-6.6/drivers/net/phy/
Dmotorcomm.c1 // SPDX-License-Identifier: GPL-2.0+
6 * Author: Frank <Frank.Sae@motor-comm.com>
22 * ------------------------------------------------------------
26 * ------------------------------------------------------------
28 * ------------------------------------------------------------
104 /* FIBER Auto-Negotiation link partner ability */
122 /* RX Delay enabled = 1.8ns 1000T, 8ns 10/100T */
125 /* TX Gig-E Delay is bits 7:4, default 0x5
126 * TX Fast-E Delay is bits 15:12, default 0xf
127 * Delay = 150ps * N - 250ps
[all …]
/kernel/linux/linux-6.6/drivers/net/ethernet/cadence/
Dmacb.h1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright (C) 2004-2006 Atmel Corporation
10 #include <linux/clk.h>
33 #define MACB_TBQP 0x001c /* TX Q Base Address */
100 #define GEM_TXPTPUNI 0x00D8 /* PTP TX Unicast address */
112 #define GEM_TX64CNT 0x0118 /* 64 byte Frames TX counter */
113 #define GEM_TX65CNT 0x011c /* 65-127 byte Frames TX counter */
114 #define GEM_TX128CNT 0x0120 /* 128-255 byte Frames TX counter */
115 #define GEM_TX256CNT 0x0124 /* 256-511 byte Frames TX counter */
116 #define GEM_TX512CNT 0x0128 /* 512-1023 byte Frames TX counter */
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/cadence/
Dmacb.h1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright (C) 2004-2006 Atmel Corporation
10 #include <linux/clk.h>
32 #define MACB_TBQP 0x001c /* TX Q Base Address */
106 #define GEM_TX64CNT 0x0118 /* 64 byte Frames TX counter */
107 #define GEM_TX65CNT 0x011c /* 65-127 byte Frames TX counter */
108 #define GEM_TX128CNT 0x0120 /* 128-255 byte Frames TX counter */
109 #define GEM_TX256CNT 0x0124 /* 256-511 byte Frames TX counter */
110 #define GEM_TX512CNT 0x0128 /* 512-1023 byte Frames TX counter */
111 #define GEM_TX1024CNT 0x012c /* 1024-1518 byte Frames TX counter */
[all …]
/kernel/linux/linux-6.6/drivers/net/ethernet/intel/ice/
Dice_ptp.c1 // SPDX-License-Identifier: GPL-2.0
113 /* SMA1 and UFL1 cannot be set to TX at the same time */ in ice_ptp_set_sma_config_e810t()
116 return -EINVAL; in ice_ptp_set_sma_config_e810t()
121 return -EINVAL; in ice_ptp_set_sma_config_e810t()
140 /* U.FL 1 TX will always enable SMA 1 RX */ in ice_ptp_set_sma_config_e810t()
141 dev_info(ice_hw_to_dev(hw), "SMA1 RX + U.FL1 TX"); in ice_ptp_set_sma_config_e810t()
144 dev_info(ice_hw_to_dev(hw), "SMA1 RX + U.FL1 TX"); in ice_ptp_set_sma_config_e810t()
147 dev_info(ice_hw_to_dev(hw), "SMA1 TX"); in ice_ptp_set_sma_config_e810t()
167 dev_info(ice_hw_to_dev(hw), "SMA2 TX"); in ice_ptp_set_sma_config_e810t()
172 dev_info(ice_hw_to_dev(hw), "SMA2 TX + U.FL2 RX"); in ice_ptp_set_sma_config_e810t()
[all …]
/kernel/linux/linux-6.6/drivers/net/ethernet/ti/
Dam65-cpts.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com
8 #include <linux/clk.h>
9 #include <linux/clk-provider.h>
23 #include "am65-cpts.h"
164 struct clk *refclk;
201 #define am65_cpts_write32(c, v, r) writel(v, &(c)->reg->r)
202 #define am65_cpts_read32(c, r) readl(&(c)->reg->r)
219 cpts->ts_add_val = (NSEC_PER_SEC / cpts->refclk_freq - 1) & 0x7; in am65_cpts_set_add_val()
221 am65_cpts_write32(cpts, cpts->ts_add_val, ts_add_val); in am65_cpts_set_add_val()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/mcde/
Dmcde_dsi.c1 // SPDX-License-Identifier: GPL-2.0+
2 #include <linux/clk.h>
47 struct clk *hs_clk;
48 struct clk *lp_clk;
73 d = host_to_mcde_dsi(mdsi->host); in mcde_dsi_irq()
75 dev_dbg(d->dev, "%s called\n", __func__); in mcde_dsi_irq()
77 val = readl(d->regs + DSI_DIRECT_CMD_STS_FLAG); in mcde_dsi_irq()
79 dev_dbg(d->dev, "DSI_DIRECT_CMD_STS_FLAG = %08x\n", val); in mcde_dsi_irq()
81 dev_dbg(d->dev, "direct command write completed\n"); in mcde_dsi_irq()
84 dev_dbg(d->dev, "direct command TE received\n"); in mcde_dsi_irq()
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/mcde/
Dmcde_dsi.c1 // SPDX-License-Identifier: GPL-2.0+
2 #include <linux/clk.h>
47 struct clk *hs_clk;
48 struct clk *lp_clk;
73 d = host_to_mcde_dsi(mdsi->host); in mcde_dsi_irq()
75 dev_dbg(d->dev, "%s called\n", __func__); in mcde_dsi_irq()
77 val = readl(d->regs + DSI_DIRECT_CMD_STS_FLAG); in mcde_dsi_irq()
79 dev_dbg(d->dev, "DSI_DIRECT_CMD_STS_FLAG = %08x\n", val); in mcde_dsi_irq()
81 dev_dbg(d->dev, "direct command write completed\n"); in mcde_dsi_irq()
84 dev_dbg(d->dev, "direct command TE received\n"); in mcde_dsi_irq()
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/bridge/
Dtc358767.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * TC358767/TC358867/TC9595 DSI/DPI-to-DPI/(e)DP bridge driver
6 * All modes are supported -- DPI->(e)DP / DSI->DPI / DSI->(e)DP .
22 #include <linux/clk.h>
27 #include <linux/media-bus-format.h>
61 #define DSI_STARTDSI 0x0204 /* START control bit of DSI-TX */
79 #define SUB_CFG_TYPE_CONFIG3 (2 << 2) /* LSB aligned 8-bit */
98 #define FRMSYNC_ENABLED (1 << 4) /* Video Timing Gen Enabled */
100 #define MSF_ENABLED (1 << 0) /* Magic Square FRC enabled */
149 #define VID_MN_GEN BIT(6) /* Auto-generate M/N values */
[all …]
/kernel/linux/patches/linux-5.10/yangfan_patch/
Ddrivers.patch1 diff --git a/drivers/Makefile b/drivers/Makefile
3 --- a/drivers/Makefile
5 @@ -6,6 +6,8 @@
6 # Rewritten to use lists instead of if-statements.
11 obj-y += irqchip/
12 obj-y += bus/
14 diff --git a/drivers/block/nbd.c b/drivers/block/nbd.c
16 --- a/drivers/block/nbd.c
18 @@ -2398,12 +2398,6 @@ static int nbd_genl_status(struct sk_buff *skb, struct genl_info *info)
22 - if (!dev_list) {
[all …]
/kernel/linux/patches/linux-5.10/unionpi_tiger_pacth/
Dlinux-5.10.patch1 diff -Naur a/arch/arm/boot/Makefile b/arch/arm/boot/Makefile
2 --- a/arch/arm/boot/Makefile 2022-05-27 17:20:13.781877650 +0800
3 +++ b/arch/arm/boot/Makefile 2022-05-31 11:56:47.693259679 +0800
4 @@ -16,6 +16,7 @@
12 @@ -24,10 +25,12 @@
13 ZRELADDR := $(zreladdr-y)
14 PARAMS_PHYS := $(params_phys-y)
15 INITRD_PHYS := $(initrd_phys-y)
16 +DTB_OBJS ?= $(dtb-y)
21 -targets := Image zImage xipImage bootpImage uImage
[all …]
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/drivers/
D0038_linux_drivers_mxc.patch7 Change-Id: I2f6375e746087a874cbea0a4240e92abfded3358
9 diff --git a/drivers/mxc/Kconfig b/drivers/mxc/Kconfig
12 --- /dev/null
14 @@ -0,0 +1,38 @@
34 +source "drivers/mxc/gpu-viv/Kconfig"
53 diff --git a/drivers/mxc/Makefile b/drivers/mxc/Makefile
56 --- /dev/null
58 @@ -0,0 +1,10 @@
59 +obj-$(CONFIG_MXC_GPU_VIV) += gpu-viv/
60 +obj-$(CONFIG_MXC_SIM) += sim/
[all …]